	Module - I	Cami Date \0	in Page
Functional Blo	ick diagram of comp	uter	and a state of the second
TO	nggi kalenantan te	2/12:	CPU
s Jnput Uni+	RAM	u seiten marin T	ALU
	Monory Unit	6-0	
		2	
10			Registers
		14 B 42 1	cache (
→ Output Unit : ( → Output Unit : ( in human Ex Monitor 20 → Memory Unit : (ells Each cell 8 bits are gr byte is given ( 20 20 20 20 20 20 20 20 20 20	ASCII Standards & , mouse. Decodes the output in Understandable , Printer It is mode up of m can hold one bit ouped tragether to Decodes the output (either 2, 4 or 8 Dord . The data	stores it ntbe me ntbe ntbe me ntbe ntbe me ntbe ntbe ntbe ntbe ntbe ntbe ntbe ntbe	<u>Semi-conductor</u> Dation. byte & cach idressable] grouped together processing
<u>The time to</u> <u>30, it is call</u> <u>application or c</u> <u>before process</u>	ed as Random Acc data should be b bing.	is son cess Menny prolight (	ne Efew millisecs] Diy Any prog or nto main memory

Date -> CPU is a preinch by 1 - wich chip comprising of ALU. (U registers & Cache \* ALU: Performs all anthemetics logical operations cu: i) defines system clock by dividing one with of time into many small clock pulses such that in each clock pulse one micro instruction can be executed. The system clock rate is measured in the & represented ICP = Inviendistruction Hz CLOCK clock pulse (2.4) Ex: 2.4 KHz = 1 HXm Hz. 2.4×10(p) 1 Sec i.e processor can executed 2.4×10 micro instructions in 1 Sec. 2) control unit sends control signal to all functional units in each clock pulse specifying what action to be taken or task to perform. senie meniony. cache : is used to stok the frequently accessed data on \* processor chip \* Registers are servi-conductor meary on processor chip used to store intermediate results computer organisation deals with 2 things Damputer Hardward design like memory, IO , prithmetic ela 27 computer architecture like in struction set, addressing made PFC.

	BASIC STD	CTURE OF		Camlin Date 19 /	Page 8 1 17
6 no		CIURE OF	COMIPO	164	
orten aprile	Memory				
- midnen			Geni	nal Fin pose Register	CALCOL HITCH
5	MAR	MDe	10	1	
			TO	Brown of ALU	Pacessor
				2 0 4 D	
	CAST LARDE LAR		+	442	
10	<u> </u>	IR	2 1 2	CU	
	Sispe .	light and only	( The second	as knowless	<u>(g. 3 - 1)</u>
		and and a	Row	adiburtem al	34312 (C-1)
	and the second			0.5200200.00	22 6 - 3 - 3
20	The processor Semi-conductor classified into o) general purp intermediate b) Special pur processor & c → MAR Men the methody	contains set <u>memory</u> or <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>set</u> <u>se</u>	of region	processor chip processor chip to store of for data trav for data trav finate execution ster : It bok to be read	are the Registers are Evands or Defer blue on of unstruction ds the address of or return into written
30	→ MDR M 3cad from → PC progra to be execut	ed Initially	L+ hold	JE holds the Dony ds address of will be landed	data that is next intruction with the
	incremented to	o point to	next .	instruction.	be automotically

	Date / Jack
	TRE Costruction Register: It holds the instruction currently
	tring executed by the processor.
1	
NOTE	Assembly Language Program is made up of set of instruction
5	Each instruction contains menomics & operands
101.200	Ex:- menomics operands
	$LOAD$ $\overrightarrow{A}, \overrightarrow{Ro}$ $\overrightarrow{AJ} \rightarrow \overrightarrow{Ro}$
	ADD $R_0, R_1$ $[R_0] + [R_1] \rightarrow R_1$
	source Destination.
10	o 91
	The execution of an instruction has foll steps.
	-retch instruction [] -rentents
	- decode instruction () -> pointer.
	-> fetch isstruction operands.
00000001	S-> Execute instruction
<u></u>	- store back instru resultances in the contract of
s.	a no provi contencer lo se carreteres recento attalian
5-193 J	Ex: 2000 LD A, Ro
	2004 LD B, RI ATAL MARKA
20	2008 ADD R. R. R.
	2002 ST RI, C MANDA
cold	Marganit man at book 2000 minute initial the
notrata	C=AIB Ist instruction 200 3rd
O	$2000 \rightarrow PC$ (A) $\rightarrow MAR$ (B) $\rightarrow MAR$ [R0]+[R] $\rightarrow R_1$
<b>(D)</b> 25	[PC] -> MAR Readmemony, Readmemony goto @
	Read mernary (MAR)-MDR (MAR) - MDR
3	(MAR) -> MOR [MDR] -> R. [MDR] -> R. 4th
Ð	EMDRI - IR q0 to @ g0to @ [R] - MDR
6	PC++ (C) - MAR
30	Decode instruction. white memory
and the second	Con O

				Camlin Page Date 1 1				
-#	Basic operation	a) compt	of executi	og an instruction happens				
	in foll order	and the second	in a state	the second second second				
	- Fetch instruction							
	initially PC will be loaded with the adress of 1st							
5	instruction	E the ins	truction will	be fetched using				
1.00	MAR and MD	e and	will be pla	cred in instruction register				
er man ar	Later Pc is	incremented	to point t	D next instruction				
	dimad cutarC	hida 29.	ian With	p privated A				
5 1 Z	- Decode instruction	00000	-28559	site parting and and a second second				
10	The instructi	on in I	R is decor	led by instruction decoder				
5	flat has some to On the	6 1) 1999 A. 1998	- und - Speklerer	10-15 - 191 - 191				
	- fetch operar	ds		aron longitarisi.				
	If the ins	studion	needs any	of the operands, it				
	will brought	into regi	sters using	MAR & MDR				
15	1 10741 b2001	V Destas u de la 191	ant and a	arandam er di				
1300.	- Execute the in	struction	<u>n 3000 m</u>	s se su panto ca vá				
<u>, , , , , , , , , , , , , , , , , , , </u>	The instruc	tion wil	1 be execu	ited by ALU & CU.				
1	1	1571 01 5	an in in	e ender i lindere di				
	M = N*P	anna an a	1917 - 100998C	and a distance				
20	3000 LD +	r, Roman	gials military	mp and kanting the				
	3004 LD	PIRI D	tento anti arta	the state of the s				
~	3008 MUL	$R_0, R_1$	$R_0 \times R_1 \rightarrow R$	har interior and the				
	3012 ST	Ri, M	de e vao					
4	a standbard	H con ete	196 <u>5 M</u>	22 10 Com				
C25	3000 -> PC	1st inst	2 4 4 10	310 600000				
0	[PC] - MAR	(n) ->MAR	(p)->MAR	$[P_0] \times [R_1] \rightarrow R_1$				
3	Readmonony	Read memory	Read memory	g0+0 (2)				
٢	(MOR) - MOR	(MAP)-MOR	(MOR)-IMDR	4th 1000000000				
5	[MOR] - IR	[MDR] -> RO	[MDR] -> RI	[R.] - MDR				
(D30	PC++	go to 3	90+0 Q	$(M) \rightarrow MAR$				
Ð	prede instruction		U	write meniory				
فتحك	and the second second second			9010 D				

Date BUS Structure. single bus architecture CPU memory OP T/P 11 The simple way of connecting all the functional units of a computer is by using single bus architedur A bus is a set of wires which can transmit electromagnetic signals. The problem with single bus is point of time only 2 devices can communicat at any So, to avoid multiple buses are used to cornect the functional units. Performance of computer It is measured by the amount of elapsed time for executing a program or process. The elapsed time includes 3 ILO time. Justice, the CPU time idealities CPU time time & woit time . To reduce the amount of herrony time asmall piece of semi-conductor memory is nemory placed on processor chip called as cache The cache holds the data & unstructions which are repeatedly used when any data is brought from a copy is placed on the chacke. memory when processor requests for the data lot it will be (hit) 3 cheeked on eache if it is present it will be used else (miss) it will brought from memory. cache becomes full the dara which are not when Enquently accessed are replaced by new one in # 30 Babic performance equation EZ N\*S N= No. 9 instructions to be precuted. R S= avg no g basic basic steps linstruction E shid be less 50

Camlin Page Date 1 1 To upprove the performance, clopsed time should be reduced the no. y instructions (N) & ang no y basic steps(s) need to be ordered E the dock rate of processor has to be increased The cloce save g processor can be increased by improving processor circuitary . The ro. g instructions to be executed can be reduced by code optimisation by compiler The compiler either reamanges the instruction or replace few instructions so as to improve Performance of code To reduce orgoog basic steps to be executed to techniques are used - pipelining - overlaping the execution of successive instructions -> paratlel execution - by noutple cores of the processor There are 2 types of machine Architecture. 15 × RIGC (Reduced instruction set computer) \* USC (Complex instruction set computer RIS C CISC Simple instruction - complex instruction -> complex address mode simple address mode - NU ST NT SV -> parallel execution. Pipelining So as to improve the performance with RISC pipelining is used & with CBC parallel execution is used. impto SPEC (System performance Evaluation Corporation) SPEC, = Elapsed time on Reference machine Elapsed time on New machine. SPEC [S SPEC;]

Camlin Page Date 1 1 To improve the performance, clapsed time should be reduced an no. q instructions (w) & ang no q basic steps(s) need to be reduced E the dock rate of processor has to be increased The cloce save g processor can be increased by improving processor arcuitary . The ro. g instructions to be executed can be reduced by code optimisation by compiler The compiler either reananges the instruction or replace few instructions so as to improve performance of code. To reduce organ of basic steps to be executed two techniques are used -> pipelining - overlaping the execution of successive instructions - porallel execution - by multiple cores of the processor. There are 2 types of machine Architecture. 15 \* RISC ( Reduced instruction set (Amputer) + USC (complex instruction set computer RIS C CISC - complex instruction -> Simple instruction -> complex address mode -> simple address mode - NU ST - NT SV -> parallel execution. Pipelining So as to improve the performance with RISC pipelining z is used & with CBC parallel execution is used. unp to SPEC (System performance Evaluation (or porration) SPEC. = Elapsed time on Reference machine Elapsed time on New machine. SPEC Spec; 7

Camlin Page Date The Basic performance equation measures the performance spec provides the performance The N.5. 3R 17 based on rating for each machine based on -> Archance machine ie PDP II - - bench mark programs chosen from different domains , prophics, mochineleoson patabase such as of computation each of the bench executing Orsurved for The time reference machine ? percorded -00 is more program SPECT is calculated New machine 8 D benchmart programs gives the Frearrage SPEC Q performance roting Machine instructions Programs Number representation: Decimal no.s are represented in representation which is of the form BCD Binany using +B, ×2' + B, ×2 Bn xa + [0 to 2'-1 5 = 101 P  $1x2^{2} + 0x2 + 1x2$ :5 can represent a decimal no. s USUG one 128 bit Dec Bin 0 0 1 ١ A bit . 2 bit . 2 bit. dec . dec. bin dec. Bun bin 0000 ь 0 0 0 000 0 1 0001 0010 а ١ 001 ١ 0 ١ 0011 Q 0100 2 8 2 010 ١ 0 0101 Sil 0110 3 011 3 1 1 01 3 1000 100 8 4 00 1001 1010 10 101 5 V1 10 1100 12 C 1 13 -01 0 1 7 1 18 1111

Scanned by CamScanner

Comlin Page Date 1 BOD represents only unsigned no.5. 17/8/17 signed no. representation There are 3 different representations used to represent signed no Sign & Magnitude representation 12 The most significant bit of binasy number represents the Sign IF MSB=0 +ve MSB=1 -ve Ez:- 0101 +5 1101 -5 01010 +10 11010 -10 [duady 0000 +0, 1000 -0] 2) 1's complement representation The -ve no. is represented by obtaining the complementa each bit Ex - 101 +5 1010 +10 010 -5 0101 -10 is used to perform onthemetic by computer. 2's complement representation 37 To obtain a the equivalent y a BCD no. 1st obtain 1's complement of a no and add 1 at least significant 3 bit bit U MSB 60101-48+5 -4 to +3 BCD 25 1010 000 0 0 + 1 001 1 1 1011 -5 010 2 2 011 3 3 0 0 0 1 +1 4 -4 100 4 1 101 5 -3 11 11 -1 110 -2 C -1 7 111

Camlin Page -8 to 7 Date 1 4 bibs. BCD 25 5 bits :- -16 to +15 0000 0 6 bits --32 to +31 000  $-2^{-1}$  to  $+2^{-1}$ 2 2 001 n bits :-З 3 001 0 1 0 0 4 4 0 1 5 01 0 1 1 0 6 6 0 1 1 1 7 7 1000 8 -8 1001 -7 1010 10 -6 11 - 5 1 0 0 12 - 4 0 1 13 1 1 1 0 14 -2 1 1 1 15 19 10 2's complement Anithmetic It is performed by addition. If it is the no then BLD equivalent of no is considered a if it is regative no. then is cy poir considered. After performing addition if there is a corry at MSB it will be ignored. Ex: 2+2 4+2 4-2 0010 0100 0100 40010 + 0010 1110 0110 0100 - (H) 001 0a (1) -3-2. 5+5 -5-5 11 OI D DALOIN 0101 + 1 1 1 0 1011 0101 1010 010 10110 25 Out grange (10) wrong wong \* Anithmatic overflow while performing 2's complement anthrmetic the following Situation is called Anith metic overflow > both operands are either positive of regative to +2 -1 - Result of the anthomatic is exceeding -2 where n is no. q bits

Camlin Page Date 19 / 8 / 17. Memory location Address Menony is made up y millions y Semi-c cells, Each cell can hold one bit of information & bits is grouped to form a byte E cas byte is given a separate address . Bite EByte addresolvity To address & bytes, le bits g address is needed Big Edian & Little Edian representation Big Edian Little Edias 2003 2002 2001 2000 2000 2001 2002 2003 2004 2005 2006 2007 2007 2006 2004 2004 2011 2010 2009 2008 2008 2009 2010 2011 2012 2013 2019 2015 2015 2014 2013 2012 1 KB = 1024 bites = 2 location by tes) - 10 bits g address 1 MB = 1024×1024 = 2 bytes - 20 bits 1 GB = 1024×1024×1024 = 2° bytes → 30 bits Bytes within a word is amonged in 2 works -> Big Edian : If the lower order bytes are towards MSB & higher order bytes are towards ISB, then it is Bigsdan -> Little Edian If lower order bytes ore towards ISB & higher order bytes are towards MSB.

chas - 1 byte. int -Iword. Camlin Page Float - 2 words Date 1 1 Instruction & Instruction sequency: tray machine architecture will have its own built is se instructions These instructions can be categorised as + Data transfor instructions Fransfer data blu memory & processor EX: LOAD ATRO STORE R. C Arithemetice & Logical instructions: To perform anithmetice logical operations EX ADD Ro, RI AND R3, R1 -> Input output instructions : To test & read or comite I lo devices. (Test\_device device name) E: TO INDEX Read from input device). RD INDEX 2017 Branch instructions : Depending on result of previous instruction jump to a particular address. Ex: BR >0 LOOP \* Its Assembly Long. program contains 3 types & statements of Declaration statements use to reserve memory for romattles & constants Ex: A RESN 1 (A is int) B BESB 1 (B is char) BYTE M C (initialising C to M) constan char D WOAD 10 int D to 10)

Camlin Page Date Instructions : 10 perform logical, anthmetic, 110 or branch operation Ex: ADD RI, RO c) Assemble Directives The quiddlines for assembler about how to sassemble the program. EX: START 2000 STOP Continuation R NOTE Register transfer notations Characters A, B, C etc represents memory location & regin general purpose registers are represented by Ro, R, .... Rom we assume RISC machine where, & Size quistruction = size q int = size q Register = 100rd = 4 bytes (32 bit machine) 22/3/17. Basic Instruction Type - & address instructions are dassified based on no. g operand in instruction \* 3 address pstruction : consists of 3 operands . The 1st E and operand acts as source & the third is the destination. Ex: ADD A, B, C MUL RO, R, R2  $[P] + [B] \rightarrow Ce] \qquad [R_0] * [R_1] \rightarrow R_{2C}$ \* 2 addre 95 register instruction EX: ADD A, B MUL Ro. R,  $(A) + (B) \rightarrow B \qquad (P_0) + (R_1) \rightarrow R_1$ Bontains 2 operands, both acts as source & and operand acts as distance to a threader

Camlin Page Date / 1 \* 1 address instruction LD C EX: ADD R. [Accumulator] + [R, ] -> [Accumulator] [C] -> Accumulator] Contains properand in instruction which arts as destination will be source . The 2nd operand & the accumulator which is a special pumpose register. O address instruction X DEC decenient EXI INC increment CACEJ-1 -> CACIT (ACC] +1 -> [ACC] No operands will be specific with instruction. The default operand is accumulator straight Line sequencing of instruction Refer to Basic opercition concept (retching...) imp A ADDRESSING MODES Different ways of specifying the operands in the instruction is called as addressing modes. -> Register mode -> Direct mode : Register direct -> Immediate mode -> Indirect mode : «Register & indirect . memory undirect - Index mode : Index with base register -> pc relative - AUto Increment JAULO Decrement. 1> register mode: The operands is instruction will be stord in registers and the result after the operation will also be stored in registers. GX: ADD ROPEI MUL RO ro]+[r]→ cr] [Ro] \* [Acc] -> Acc: as addressing mode

Camlin Page Date 1 27 Direct mode: asc addressing mode The operands specified in instruction are the name q memory location. The source & destination operands will be memorylacotions. EX: ADD A, B MUL M, N, Q  $CA3+CB) \rightarrow B.$   $CM3+CN3 \rightarrow Q$ Register direct : If one operand is memory location & other operand is register it is called Register direct ST Rgi C En: LD A, RO [A] -> eo [R] -> C Immediate addressing mode: The value of operand is directly specified in instruction, prefixed by # Ex: LD #20, RO , ADD # DO, R1 ; MUL #3, A  $20 + [R_1] \rightarrow R_1 \qquad 3 \times [P_1] \rightarrow A$ 4) Indirect mode - Register direct: The register acts as a pointer, The register bolds address of operand buring operation. the value of operand is followed by using the address specified in register (Ro), RI ADD RX: o Gi Ra 30 2000 > 50 . 20 2000 20 + [Ri] ARI  $20 + 30 \rightarrow R_1$ 50 -> RI

		Date / /
Merre	my indirect : The address of	operand is specified in
another	memory location which is	terched curing the
operati	<u>ion</u>	
EDC	(A),B.	
5	A B	HIRINGR DO
	2550 20,00 30	4-1 8 1 - 8 4 V
2550	2 1	
	35 1 new value.	the becaused
	35+30=65-	
10 why we	e we indired method.	
int al	[5] = {10,20,30,40,50};	1 1 (eq. 1 )
*	۵.	
1996	2000	the late of all a second to here
15 2000	o lo ali]= base + i*w	
200	4 10 Wat	stolength.
200	8 30	
201	2 40	
201	6. 50 0000	
2318[17 20	Ro	في
initially	2000 5	0
LD #	=2000, Ro	and the set
LD #	5, RI 12 (2)	And the same
LOOP AT	$DD \cdot (R_0), R_0$	
25 ADD	#4 Ro	
DEC	R, Ector	
OR YO	LOOP	
	TTESUT & prese	strot)
The	toution altread	
30 00 0	elements y anay is	baded on to Ro and
	(c) Ro will array is	Stored in R
+1212	Les of in in	element gonay with
K2 H	P. is d	by A to pain to
a cli	than zero then we have	and if Rivalue is
Junice	we go bac	connection
		Neanned by LamNeanner

			Date / /
and add and element to	Ro - 7	this pr	mars is repeated until
Ri becomes 0.	area		ter and the second to the second difference of
alemanda de alemana de la	Concernant of the		n de la construction de la constru La construction de la construction d
st red red addressing the	de		Rear and the second
5/ X(P:) -5/10	obolical		
i i i i i i i i i i i i i i i i i i i	is ostical	repres	entation
catset bax	Statistics of St	6	
EFI = A TRI	; Effe	clive	address-is computed using
this tornula			
	1+01 14		
$10$ ADD $12(R_0)$ , $R_1$	n de c	act	500
EA = 12 +2000 =	2012	• )	
	$\rightarrow R_{1}$	á star	2012 40
90 -	ήR,		Lite an + Takente
and the second states	1. +		Mill Star
15 long we we this? 1	Idvanta	ge:-	Po Ri
Struct Student	1996	2000	2016 3
£ int rolloo;	1-19417	1	R2 R3
int mi;	2000	1	
Un+ m2;	4004	55	Sungri Ry Sungr:
20 int m3;	2008	58	
2;30	2012	63	Sum q Rz
Struct student S[5];	2016	2	) LP $\# 2000, R_{0}$
2	2070	цo	52 LD #5 P.
matrix	2024	50	IDAN ADD 4(D) P-
25	2028	60	$\frac{1}{100}$
	2032	3	) ADD
	2036	80	S3 ADD LLCG P
	2040	90	100 #16, Ro
	2044	100	DEC RI
30	2048	4	DRZO LOBY
		T	

The index eddressing mede is used to perform operations on mandy or smithers and matrix Equi consider an among à etrectures pouring 5 electores where each record centaining rolline, marks1, marchas If the surre g each marks has to be added, Ro is leaded to starting address g among, Fin loaded with noig Records ADD 4(0), 0, NOD B(00)Rs (this will add m) g 1st andcot ODD 12 (Ro), Ry J to Ro, me g 1st student to Ry & mg g 124 student to Ry respectively. And ADD #16, Ro will make to point to next student recerd DEC Ri: reduces the count and if count is greater than zero , we go back and add next brudent mants. This will be repeated until A is zero indering with base regules -> ADD (RIRD), R3 EA - D.J+ R.J - 2020 2000 20 2020 10 10 + [R] - R3 1 28 - ADD D(R, R) R EP= 12 + (E) + (P) Geogra Re

1. 38 Mar 19 by PC redative addressing mede It is used for anditional & uncenditional branching instruction is altered Branching. The Sequencial execution of by unconditional or conditional branch instructions where execution changes from current instruction to torad Instruction PC relative u symbollicoly represented as X(PC) TA = offset + PC 27/1 TA + Offer + PC LD # 2000, Pr Gr: 3000 Offset TA - PC 300 4 LD # 5, R, \* 3008 - 3024 3008 LOOP ADD (Ro), R - - 16 ADD #4, R 3012 TA = -16 + 3024 3016 LOOP DEC VO019 (-16) 3020 BRYO · 300% ST Rz, Sum. 3024 Auto Increment: It is sepresented by (R:) + The effective address is computed by accessing the address in the register. Incrementing the register to point to rext element ADD (R)+, R1 Ro 2000 222 10 20 2000 0 + 10 = BO ADD (Ro), RI ADD #4, Ro OFIER. Ro 2004 8> Auto accornent symbolically reprepted as -(R) It represents, decrement convents of requester to point to previous element Access the operand by using in register and poston operation. Po 1000  $ADD - (R_0), R_1$ RI 1996 - Pc [1996] 05 25 SUB #4, Ro 25+25-50 -> P. ADD (RO), RI

Comin Pag OTE 4 LD #2000, RU LD ±S, R, 100P POD #4, Ro ADD (Rott Ro ADD 10)+, R3 ADD (20)+, PH. DEC RI BR >0 LOOP Indivers Ro = 20 -ADDORR,), R2 R1 = 2000 10+40 = 50 - R2 R2 = 2000 ADD #50, (2) immediate indire 23=40 60 2000 50+10 = 60 -> 2000-2020=35 INDEXed. ADD 12 (R2), R3 12+3000 - 3012 -> 5+40 =45 -> Ra 15 2040= 85 3040-65 - ADD (R. R.) R. 3012=5 EA = 40 + 3000 = 3040. 5012= 50 63 65+20 = 85.-Ro 2000=10 2996-68 3000 = 424  $12(R_1, R_2), R_3$ ·ADD EA = 12 + 2000 + 3000 = 5012 501 50 + 40 = 90 - Rg (R2)+, ADD ADDLE -N D 2096+0 EP = 3000+ 30400 EA : 288 3000 = 30040 481+481 = 68 + 40 82 the R2 LOR R P 2996 200

Scanned by CamScanner

Stock 2000 POP Push MOV (ST) 2016 BUB #4, 3P 2020 ADD # 4,9P Mov item, (SP) 2021 10 - 4P 2028 AU Mov (SP)+, item Mov Hern, - (SP) two decrarent 30 . Kuto increment 2032 used to perform stork aperatos Stack is a linear data structure with the list of dements E access restriction of Last In First Out In monony stock grows from higher address to lawer address. Two operations are performed on stack, PUSH & POP The top q stack is pointed by stack jointer and underflow. PUSH POP CMP 2000, SP CAP 2032, SP unpose. BR XO over How BRYO underflow. contraction the Ascentity longuage. Assembly & execution of program SUM EQU 3000 ORIGN 3004 2010 BRYO LOOP N WORD 5 2004 MOV R2, SUM APP RESN 5 STOP DRIGIN 2000 APR ADD START. 2000 MOV #APP, Ro Sony MOV N. R 202 ADD (Po), P2 90 D ADD #4 Ro 2016 DEC RI

17 LOC CTR initially it will be 3000 SYMTAB 27 value/no. Add -Varlconst Appe sym 3004 5 10054 N int 3008 5 ATT VQY int. 3000 1 int Var SUM OPTAB 37 Minomics prode FFM MOV ADD PAH BR A BH . 2 Passes, 1st is declaration in and able the menonics is changed to opcode g all symbols with The assembles source prog in 2 passes 1st pass:- evaluates assembler directives, assignes address for all the declared variables & constants & make entry into single symbol table The location counter allocates address for each instruction relatively. pass 2:- All the executable instruction are converted into Object code by referring opcode table The optob contains menomics & opcode in theradecimal To pass 2 all the operands will be converted into 3 address. The resulting object code is written into a separate file

Scanned by CamScanner

				Camila Page Date 1 1
	BASIC	IO DPERATION	J: (Progras	m controlled IO & Memory mapped IO)
Prog. 10	ntrolled	merrory	CPU	
	(-		₩.	
		$\widehat{\Lambda}$	Į.	
5			Sout	
0-	seedy -		TE	-1-ready
		Datain	Tataout	O. busy.
[-	busy			
		He	OP	P. (1000) - (1000)
10			6.00	A
	Inpa	+ & Output d	ences will	bare status flags sin §
	Sout	and the br	uffers d	atain & dataout
2795 [	Input o	peration:	10 - 12 <sup>1</sup>	
<u>Andria</u>	Initial	lly Sin is	checked If	Sin = 0 indicates input device
15	is rea	ady then one	70 process	data is transferred from
	the	device to	datain Aat	and Sin is set to 1 indicating
	datair	to memo	TY Sin	is again set to 0
	Output	Operation	edu- tra	al mania preside
	Initiali	Lu Lout 19	check ed.	If Sout = 1 indicates ready
	then	One word	of data	is transferred from
	menno	by to data	ant e	Sout is set to 0. where the
rio!	After	data is tro	unsford fr	om dataout to OIP device
101. v	Sout is	set to 1		
25			e des e	
Memor	y mapped			
	It rep	resents IO	operation	blue memory and I odenice
	Jhe Si	s Sow fl	ags are	present in Status register
5 Sec. 14	One of	the memory	location	is used as to buffer to
30	Store	the data T	ad or to	o be written
			Status R	equity
				1 desta
		Sin S	out 0 -ve t	

arrodd Subrouding 3000 LOOP A DD (PO), R2 2000 MON Harr, Po 3004 ADD #4, PO 2004 MOV N, RI 3008 DEC RI 2008 call arradd. 3012 BP YO LOOP 2012 MOV RE, SUM call 2012. Link negute 3000 PC return Pro Charles 2012 PC A subsoutine is a set of instructions that perform a sub-task the program which calls the subroutine (caller) branches to subsourine by storing the return address i.e the current value of PC is stored on Link register and PC will be loaded with the starting address of subroutine. During return from subroutine the constants of Linkregister is loaded on to PC. 817 Parameta passing techniques Pass by value the value of the operand is copied from actual to formal. Any change made to the formal will never affect the actual. Ex: MOV N, R, DEC RI 1.7 Pass by reference: The address of the actual parameter is passed. Any change made will affect the actuals Es: MOV Harriko ADD (Ro), R2

		Car Date	mlin Page	
R	Scubroutine call using stack.		•	
	1000 Mov Harr, -(SP)	sta j	5.8	Dec -
	1004 MOV N, - (SP)		1	h-f
5	1008 rall amada - 31 and	5 1	13	
	1012 MOV SP, SUM	1 11		
		2016	Sum .	E-SP
	or and	2090	ce_]	\$
	· (MOV Ro, - 5P )	2024	[RJ	
10	reg Mov R, SP	2028	(Po)	1
	values (MOV R2, -SP.	2032	returnadd	
	MOV 20(SP), Ro ATT 2	036	2	
	MOU IG(SP), RI N	040	tari	1
	LOOP ADD (Rolt, R2	044	7. J. J.	
15	DEC RI	$\frac{1}{2}$		
	BRYO LOOP.	e el		
(	MOV R2,-(SP)			
(7)	MOV 12 (SP), RO ) Pactor	n 20	~1,07	
1. 1.1	MOV & (GP), R, Reg values.	c = 1 ( )		
20	MON $A(SP)$ , $R_2$		·	4
3.74	BR 16 (SP) - Return		2.03.77	
		,	a Marta an a	
	During the call of subroutine if t	there	n ei	ested sub-
	routine call or more no- a paramet	ters	has -	to be passed
25	then use of Link Register will not b	be	a sui	table sol".
	Hence Stack is used to store the pa	ivan	neters	before
	sub-routine call and the return ad	dres	ss is	automotically
11.745	pushed to stack during call of	10 4	aub-rou	itine and
	ofter the execution of subroutine	, cor	ntrol n	etams back to
3	the caller by using the return	ade	dress c	on the stack
Re in	the contents on the stack is accesse	d	by us	sing indexed
a and the	addressing mode.	aviv!	N. Little	J
		1	1. C. 1. 1. 1.	

				Date 1 1
	Frame pointer		3.3.2.	
	Mox PI-(OSP)		JEAST DOOP	4118
	$\mathbf{P} = (\mathbf{C} \mathbf{P})$	2004	retOmade	4sP
	$\frac{1000}{12}, (SF)$	21208	FP 2	+ FP,
5	Give 13, (SP)	2005	reflynadd	A CONTRACT OF A
	Call Sub 2	2019	P	
	MAY FOL -COAL	2016	• • •	1.0
	1400 PI -(SP)	2020	r4	, EP1
	Mor Pu, -(SP)	2024	FP1	<u> </u>
10	Mov $P_5, -(SP)$	2028	return odd	
	call sub 2.	2032	Pa	the set of the set
3	1 4873	2036	P2	
	Mov FP2, -(SP)	2040	P,	Sector and Manager
	MON P. , - (SP)	2044	5	an an Angala
15	MOV Pa, -(SP)			
	Call Sub 3			
				1921 - 12
	France their is			
	PULLER 15 (	ised to	0,0000	all the boundary to a and
	by a subralitie	used to	access	all the panameters pass
20	by a subroutine	List to	acress in a	in easier way and t
20	by a subroutine restrict unaut	<u>call</u>	access	all the parameters posed in easier way and t . Every access to paramet
20	by a subroutine restrict unauth is done by a	Lised to call nonised	access in a access inderin	all the parameters posed in easier way and t . Every access to parameter g operation with frame
20	by a subroutine restrict unauth is done by a pointers.	Lised to call nonised hing	access in a access inderin	all the parameters posed in easier way and t . Every access to parameter g operation with frame
20	by a subroutine restrict unauth is done by a pointers.	Lised to <u>call</u> <u>conised</u> <u>uing</u>	access in a access inderin	all the parameters pose in easier way and t . Every access to paramet g operation with frame
20	by a subroutine restrict unauth is done by u pointers. Additional instruct	ions lopera	access access inderin inderin	all the parameters pose in easier way and t . Every access to paramet g operation with frame
20	by a subroutine restrict unauth is done by u pointers. Additional instruct	ions lopera	access access in a access inderin ations:	all the parameters posed in easier way and the Every access to parameter g operation with frame
20	by a subroutine restrict unauth is done by u pointers. Additional instruct	ions lopera	access access underin	all the parameters pose in easier way and t . Every access to paramet g operation with frame Anthrnetic
20	Additional instruct	ions lopera	access access inderin inderin	all the parameters passe in easier way and t severy access to paramet g operation with frame Anithmetic
20	Additional instruct Lef Right	ions lopera	access access inderin inderin	all the parameters pose in easier way and t . Every access to parameters g operation with frame Arithmetic Left night.
20	Additional instruct Lef Right	ions lopera	access access inderin inderin	<u>all the parameters posed</u> <u>all the parameters posed</u> <u>all the parameters posed</u> <u>all the parameters posed</u> <u>severy access to parameters</u> <u>q operation with frame</u> <u>q operation with frame</u> <u>all the parameters posed</u> <u>q operation with frame</u> <u>all the parameters posed</u> <u>all the parameters pos</u>
20	Lef Bight	Left:	access access inderin ations:	<u>all the parameters posed</u> <u>all the parameters posed</u> <u>all the parameters posed</u> <u>all the parameters posed</u> <u>severy access to parameters</u> <u>q operation with frame</u> <u>q operation with frame</u> <u>Arithmetic</u> <u>Left night</u>
20	Lef Eight Logical Logical Logical Logical Logical Logical Logical Logical	Left: Loft: Do. 0	access in a access inderin ations:	<u>all the parameters posed</u> <u>all the parameters posed</u> <u>all the parameters posed</u> <u>severy access to parameters</u> <u>q operation with frame</u> <u>Arithmetic</u> <u>Left right</u> <u>Som MSB is moved</u>
20	Lef eight Lef estical Logica	Left: Lo	access access inderin ations:	Arithmetic from MSB is moved to gre shafter in the frame

Curringrage Date 1 1 Logical shift Right participhe specified no. of bits from LSB is shifted to comp . Reat of the bits are shifted right & the vacant position at mobiles filled with zero Ex:- , Shift H1, RO ١ 1010 1010 40 0101 0100 LShift L #2, R. ١ 4 (110. 1110 11011100 < 0 ~ 10111000 ← 0. 1 ć Lshitt R #L, RO C 1010 1010 +0 0 -, 01010101 LShift+R #Q, R1 และเวลร์แกะสะบาท 1110  $1110 \rightarrow 0$ 0111 -> 1 0111  $\circ \rightarrow$ 0011 1011 1 2. 2. 2. 3

Date same as logical left shift Anith metic Shift Anth metic left shift is Anthmelic shift right ASHIFIR #1, Ro EX : 1010  $\rightarrow 0$ 1010 which ever bit you white always 1-101010101 fill with 1 The specified no. 9 bits at 150 ASHIR is shifted on to carry ethereta #2, R1 bits are shifted sight and the 1110  $1110 \rightarrow 0$ vacant position at MSB is filled 0111 - $\rightarrow$  1111 15 1→ with 1 1111 1011 Rotate. Rotal W/o corry Rotate with carry 1942 nght teft right Romante operation will place the shifted out bit to the other end other MSB or LSB 2 types of rotate operations -> Rotate without casay a) Rotate Left - shift the bit from MSB, place the some bit in comy & also at LSB 6) Rotale right - shift bit from LSB, place the in carry & also of MSB. same bit

Scanned by CamScanner

	Date 1 1
EX: ROtole L# 1, RO	Potare L#2, Rg.
C Ro	to etion louk
0 4 1110 1110 4	11 JOIN 0111
	0 (110 110)
5 1 101 101	
state in the second states and	
POtate R # 1, Ro	Rotate R#2, Ro
	HIDL IDITY OI
41110 1110 40	
10 0111 0111 0	
addition is shall be an or to prevent	
-Rotate with carry	97 8 1 1 1 1 1 1 5 6 8 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Ez: Rotate wc L#1, R.	Potate we L# D, R2
C Re.	
$15$ $10 \leftarrow 1110 1110 \leftarrow$	1 0111 0110
$\Box \leftarrow 1101 1100$	
Rotate werewcR#1, R.	Rotate weak # 2, R2
$\sim$ 1110 1110 $\rightarrow$ 0	-> 1011 01011 -> 0-
Ĺ	0101 1101 -1
0111 0111-0	1010 1110 ->0
a) Potate Pett - Shitt	bit from MSB to corry
and place the carry bit	at use
b) Rotate night - Shift	bit from LSB to comy
and place the carry bit	at MSB
30	

In RIGE we can accompanie un 50 6113 Camlin Page Date 619 113 Encoding Machine Instructions. Assembly language programs are written using meromics & operands. The assembles has to convol menomics to operands to address during assembly. The process of conversion is called as Endling \* Assumptions 1) Each instruction is of 32-bit among which 8 bill specify copcode, 3 bits is used to specify oddressing 10 mode of each operand a >The machine has 1MB of memory that is equal to 20 bytes = 20 bits of address 4 bits is used to represent each register 3> 2 = 16 registers are used. ADD R. RI 0.50 36115 4 bits Abits 36115 861+5 10 bits Ar12 R. R AMI opcode SB A, B ->0 10 32 18 tits unused. 3645 & Gire 36115 Pro2 N MI c.5 100-200-4 1 4 8 022 menoy lor 4 Address it a rot negutos ADD M. R. 4 bits AM2 ANI opcode 12 RI 3 unute d 8 K.S.C 20 615 Address g M

	8 ton 3 8		e bi a							
	864 × 864 ×	8611 . 8611 -	16 bir 8 ter gi	10 Sz	q (n) berg	a Linde .	Com	lin]rege 1		
-	ADD Arac	2 <b>.</b>		*****			a 214	'io	+2	14-1-1
المعادمين المسوب المسي	The second se	·						20	con c	e upresented
and from here the	optode	AM	AMA	R	ots se	1		l je	this	ronge
and the second second second second	8	8	8	L		ALLINE A		0.0	0 0	10:00
->	MUL 0	Po, RI	na në mu nometo push shekëre	an tanàn ngan kang banjak di pang			l	and a second	-0	
an a stati i bagaina	(Re		4] - C	r, 7	34 00	annot	hold	64	6-12	an a
gute in a	16	Br	bi <sup>2</sup>	4 15 1 1	1¢ 1	30 6	11'10 B)	hird	i, P.	5 Dext
and de la construction de la con			ningenerality.com/s-30-30-32-34-345-32-32-	navit och spanningarity	30	1.0 .	in Ro	neg (1) dage onge i 4 van der		KANANG MANANG KANANG MANANG MANANG KANANG
	epode 8	AMI	3m2	Ro a	RJ		we do	nt hu hull	to s tell	feeily cor
-16	DIV CO	R.	ante adapterariantes una encada	and a second state of the second state	e na a feisig an gadharan a sanna an sanna	10	l Lauren and an annual magnet	an and a succession	en an anderlig de la Rei a verse femilies de	
an case . Shall a second a second	[20]/	[6,3 -	-, 840	otient	Rerv	namide				
ter and the second state of the second				LK07		<u></u>				-
	Orcode	PLUI	Pm2	e,	e,				1	
	8	3	E.	Ч	4	10	unused .	y - 10		1,001
15								6.5.1		
÷	MOV (	A), B.					Tru <sup>A</sup>			
	opcode	Ami	Am2							
	8	3	3			14				
x	Addres	s y i	2						R.	
		20			12	4			a mag	
	Addres	s 9 B					e e de	8		
		20	)		12					
->	Mon	tarr.	Ro				denning for the second			
							and an an analysis for the second			
2	opcode	Ami	Am2	Ro				Τ		
	8	3	3	4				J		
	64	dress	g arr							
		20					4.	alibe		
th.			an a							
									1993	
2										
			<mark>en en o</mark> nse de se s <b>ole se proposition de la se</b> te				ana mandalah sa kasaa di sasala			

			Camlin Page Date 1 1
-	Mov 20(Ri), Ro		
	Opeode Amil Am	$R_1 R_2 0$	frset
	8 3 3	4 4	10
¥ →5	ADD (Ro, Ri), R.		
	tagget addre	un only 2	addressing modes.
	Oprode Ami Ami	Ro R. R2	inused
	8 3 3	A A 4	6
$\rightarrow$	MOV N - (SP)		
10	}		
	Opwde Ami Ama	18	
	8 3 3		
	Addres y N	12	
	20		
15	Address y SP	12	
	20		

## **MODULE-II**

## **INPUT OUTPUT ORGANIZATION**

#### **Objectives**

- 1. Accessing I/O Devices
- 2. Interrupts
  - 2.1 Interrupt Hardware
  - 2.2 Enabling & Disabling Interrupts
  - 2.3 Handling Multiple Devices
  - 2.4 Controlling Device Requests
  - 2.5 Exceptions
- 3. Direct Memory Access
- 4. Buses

#### 1. Accessing I/O Devices:

A simple arrangement to connect I/O devices to a computer is to use a single bus arrangement.



- 1) The bus enables all the devices connected to it to exchange information.
- 2) Bus consists of three sets of lines used to carry, data, and control lines.
- 3) Each I/O device is assigned a unique set of addresses.
- 4) When the processor places a particular address on the address line, the device that recognizes this address responds to the commands issued on the control lines.
- 5) The processor requests either a **read** or a **write** operation, and the requested data are transferred over the data lines.

#### **1.1 I/O interface for an input device:**

The hardware arrangement of connecting Input device to the system bus is called as "Device

#### Interface Or I/O Interface".

#### I/O interface has three modules:

i)Address Decoder

- ii) Control circuits
- iii) Data & Status registers



#### i) Address Decoder:

- Address decoder is connected to the address lines of the bus as shown in the fig:
- The function of address decoder is: Address decoder enables the device to recognize its address when this address appears on the address bus.

#### ii) Data and Status registers:

- Data register holds the data being transferred to or from the processor.
- Status register holds information necessary for the operation of the I/O device.
- Data and status registers are connected to the data lines, and have unique addresses.

#### iii) Control Circuits:

- The control bus of system bus is connected to control circuit as shown in the fig.
- It controls the read write operations with respect to I/O device.
- I/O interface circuit coordinates I/O transfers.

## 3 | P a g e

#### 1.3 i)Memory-mapped I/O:

- In this technique both memory and I/O devices can share the common memory to store the instruction as well as the operands.
- Memory related instructions are used for data transfer between I/O and processor.
- In case of memory mapped I/O input operation can be implemented as,

#### MOVE DATAIN, Ro

• Similarly output can be implemented as,

#### MOVE R<sub>0</sub>,DATAOUT

#### ii) I/O mapped I/O:

• In this technique address spaces are different for I/O devices and memory. Processor has special IN and OUT instructions to perform I/O transfers.

#### IN DATAIN, R0

• This instruction reads the data from the DATAIN and stores it into the register R0; DATAIN is the address of the buffer associated with the input device..

#### **OUT R0, DATAOUT**

• This instruction sends the contents of the register R0 to location DATAOUT; DATAOUT is the address of the buffer associated with the output device.

Memory Mapped I/O	I/O Mapped I/O
1 .In this technique both I/O devices and memory share the same address	1. In this technique address spaces are different for I/O devices and memory.
space.	
2. Any machine instruction that can	2. In this technique processor has
access memory can be used to transfer	special IN and Out instructions to
data to or from an I/O device.	perform I/O transfers.
#### iii)Program-controlled I/O:

• In program-controlled I/O scheme the processor repeatedly checks a status flag of the I/O devices to achieve the required synchronization between the processor and an input or output device.

#### **Disadvantage:**

- Processor checks the status flag of I/O device, if I/O device not ready for data transfer, processor enters to wait loop.
- During this period, the processor is not performing any useful computation.
- There are many situations where other tasks can be performed while waiting for an I/O device to become ready.

# 2. Interrupts:

**Definition:** Interrupt is an event which suspends the execution of one program and begins the execution of another program.

Interrupt signals and its function:

#### i) INT(Interrupt):

Interrupt is a hardware signal sent by I/O device when it is become ready to alert the processor.

## ii) INTR(Interrupt Request):

At least one of the control lines called interrupt request line is usually dedicated for this purpose.

#### iii) INTA(Interrupt Acknowledgement):

Interrupt-Acknowledge signal is a special signal issued by the processor to the device that its request has been recognized so that it may remove its interrupt request signal.

#### iv) ISR( interrupt-service routine):

The routine executed in response to an interrupt request is called the interrupt-service routine(interrupt program).

## Working procedure of Interrupts

Assume that an interrupt request arrives during execution of instruction i.



Transfer of control through the use of interrupts

- 1) The processor first completes execution of instruction i.
- 2) Processor is executing the instruction located at address i when an interrupt occurs.
- 3) Interrupt program executed in response to an interrupt request is called the interruptservice routine.
- 4) When an interrupt occurs, control must be transferred to the interrupt service routine.
- 5) But before transferring control, the current contents of the PC (i+1), must be saved in a known location.
- 6) This will enable the **return-from-interrupt instruction** to resume execution at i+1.
- 7) Return address, or the contents of the PC are usually stored on the processor stack.
- 8) Treatment of an interrupt-service routine is very similar to that of a subroutine.
- 9) the differences between subroutine and interrupts:
  - a. A subroutine performs a task that is required by the calling program.

- b. Interrupt-service routine may not have anything in common with the program it interrupts.
- c. Interrupt-service routine and the program that it interrupts may belong to different users.
- d. As a result, before branching to the interrupt-service routine, not only the PC, but other information such as condition code flags, and processor registers used by both the interrupted program and the interrupt service routine must be stored.
- e. This will enable the interrupted program to resume execution upon return from interrupt service routine.
- 10) Saving and restoring information can be done automatically by the processor or explicitly by program instructions.

## 11) Saving and restoring registers involves memory transfers:

- a. Increases the total execution time.
- b. Increases the delay between the **time an interrupt request is received, and the start of execution of the interrupt-service routine**.

This delay is called **interrupt latency**.

- 12) In order to reduce the interrupt latency, most processors save only the minimal amount of information:
  - a. This minimal amount of information includes **Program Counter and processor** status registers.
- 13) Any additional information that must be saved , must be saved explicitly by the program instructions at the beginning of the interrupt service routine.
- 14) When a processor receives an interrupt-request, it must branch to the interrupt service routine.
- 15) It must also inform the device that it has recognized the interrupt request.

## This can be accomplished in two ways:

i) Some processors have an explicit interrupt-acknowledge control signal for this purpose.

ii) In other cases, the data transfer that takes place between the device and the processor can be used to inform the device.

## 2.1 Interrupt hardware:-

- The external device (I/O device) request the processor by activating one bus line and this bus line is called as interrupt request line.
- The one end of this interrupt request line is connected to input power supply by means of pull up register is as shown in the fig.



- 3) Another end of interrupt request line is connected to INTR (Interrupt request) signal of processor as shown in the figure above.
- The I/O device is connected to interrupt request line by means of switch as shown in the fig.
- 5) INTR is a INTerrupt Request signal which is sent by I/O device to request interrupt, INTR is active-low signal.
- 6) Depends on the interrupt switch on and off we can consider two stares:
- i) In-Active State
- ii) Active State

## i)In-Active State:

• When all the switches are open the voltage drop on interrupt request line is equal to the V<sub>DD</sub>.

```
Therefore INTR=0
```

• This state is called as in-active state of the interrupt request line.

## ii)Active State:

- The I/O device interrupts the processor by closing its switch.
- 7) When switch is closed the voltage drop on the interrupt request line is found to be zero.

Therefore INTR=1

The signal on the interrupt request line is logical OR of requests from the several I/O devices.

```
Therefore, INTR=INTR_1 + INTR_2 + \dots + INTR_n
```

## 2.2. Enabling and Disabling Interrupts:-

## **Disadvantages of interrupt:**

- 1) Interrupt-requests interrupt the execution of a program, and may alter the intended sequence of events:
- 2) Sometimes such alterations may be undesirable, and must not be allowed.

**Example**: The processor may not want to be interrupted by the same device (either input or output device) while executing its interrupt-service routine.

To overcome above disadvantages, Processors generally provide the ability to enable and disable such interruptions as desired called Interrupt-Enable and Interrupt-Disable

There are 3 techniques to enable and disable the interrupts.

## Method 1:

To avoid interruption by the same device during the execution of an interrupt service routine:

- First instruction of an interrupt service routine can be Interrupt-disable.
- Last instruction of an interrupt service routine can be Interrupt-enable.

Method 2: suitable for a simple processor with only one interrupt-request line:

1) The processor automatically disables interrupts before starting the execution of the interrupt service routine.

- 2) Uses the PS (Processor status) register,(1 bit in the PS register called interrupt-enable indicates whether interrupts enabled),when this bit is 1 interrupt is accepted.
- 3) After saving the contents of the PC and the processor status register (PS) on the stack, the processor clears the Interrupt-enable bit in its PS register, thus disabling further interrupts.
- 4) When return-from-interrupt is executed, the contents of the PS are restored from the stack, setting the interrupt-enable bit to 1.

## Method 3: Uses special INTR line:

- 1. The device raises an interrupt request.
- 2. The processor interrupts the program currently being executed.
- 3. Interrupts are disabled by changing the control bits in the Processor Status register

4. The device is informed that its request has been recognized, and in response, it deactivates the interrupt-request signal.

- 5. The action requested by the interrupt is performed by the interrupt-service routine.
- 6. Interrupts are enabled and execution of the interrupted program is resumed.

## 2.3 HANDLING MULTIPLE DEVICES:-

1) The information needed to determine whether an input or output device is requesting an interrupt is available in its status register.



2) When a device raises an interrupt request, it sets IRQ bit to 1, which is in its status register.

Example: Bits KIRQ and DIRQ are the interrupt request bits for the keyboard and the display, respectively.

- 3) The simplest way to identify the interrupting device is to have the interrupt service routine poll all the I/O devices connected to the bus.
- 4) The first device encountered with its IRQ bit set is the device that should be serviced.
- 5) An appropriate subroutine is called to provide the requested service.

## 2.3.1 Polling scheme:

 Processor uses polling mechanism to poll the status registers of I/O devices to determine which devices are polled.

- 2) The first device with status bit is set to 1 is the device whose interrupt request is accepted.
- 3) The polling scheme is easy to implement.
- Its main disadvantage in polling scheme is the time spent interrogating the IRQ bits of all the devices that may not be requesting any service.

An alternative approach is to use vectored interrupts.

## 2.3.2 Vectored Interrupt:

1) To reduce the time involved in the polling process, using vector interrupts.

**2)** "A device requesting an interrupt indentifies itself by sending a special code to the processor over the bus".

**3)** This enables the processor to identify individual devices even if they share a single interrupt request line.

#### 4) Interrupt vector code:

- a) The code supplied by the device may represent the starting address of the interrupt service routine for that device.
- b) The code length is typically in the range of **4 to 8 bits**.
- c) The location pointed to by the interrupting device is used to store the starting address of the interrupt service routine.
- d) The processor reads this address called as interrupt vector, and loads it into PC.
- e) The interrupt vector may also include a new value for the processor status register.
- f) In most computers, I/O Devices send the interrupt vector code over the data bus using the bus control signals to ensure that the devices do not interface with each other.
- g) When a device sends an interrupt request, the processor may not be ready to receive the interrupt vector code immediately.
- h) Then the processor can immediately transfer its service to interrupt service routine.
  Such interrupts are known as vectored interrupts.

**5)** The remainder of the address is supplied by the processor based on the area in its memory where the addresses for interrupt service routines are located.

## 2.3.3 Interrupt Nesting: -

- Processor accepts the interrupt request from high-priority device while it is servicing another request from low-priority device.
- 2) Hence, branching from one interrupt –service to another interrupt-service is called interrupt-nesting.

## **Priority level:**

- An interrupt request from a high-priority device should be accepted while the processor is servicing another request from a lower-priority device.
- 4) To implement this scheme, assign a priority level to the processor that can be changed under program control.
- 5) The priority level of the processor is the priority of the program that is currently being executed.
- 6) The processor accepts interrupts only from devices that have priorities higher than its own.
- 7) The processor's priority is usually encoded in a few bits of the **processor status word**.

#### **Privileged instructions:**

- 8) Processor's priority can be changed by program instructions that write into the PS, These are privileged instructions, which can be executed only while the processor is running in the supervisor mode.
- 9) Processor works in different modes mainly supervisor mode and user mode
- 10) **supervisor mode:** The processor is in the supervisor mode only when executing operating system routines
- 11) User mode: The processor is in the user mode only when executes user(including I/O Interrupt programs) application program.

- 12) The processor is in the supervisor mode only when executing operating system routines.
- It switches from supervisor mode to the user mode before beginning to execute application programs.
- 14) Thus, a user program cannot accidentally, or intentionally, change the priority of the processor and disrupt the system's operation.
- 15) An attempt to execute a privileged instruction while in the user mode leads to a special type of interrupt called a privileged instruction.

## **b)Multiple-Priority Scheme:**

1) A multiple-priority scheme can be implemented easily by using separate interrupt-request and interrupt-acknowledge lines for each device, as shown in figure.



Priority arbitration

#### Fig: Implementation of interrupt priority using individual interrupt-request and acknowledge lines.

- 2) Each device has a separate interrupt-request and interrupt-acknowledge line.
- 3) Each interrupt-request line is assigned a different priority level.
- Interrupt requests received over these lines are sent to a priority arbitration circuit in the processor.
- 5) If the interrupt request has a higher priority level than the priority of the processor, then the request is accepted.

#### 2.3.4 Simultaneous Requests:-

Consider the problem of simultaneous arrivals of interrupt requests from two or more devices.

#### Daisy chain scheme:

Devices are connected to form a daisy chain as shown in the below fig.



## Fig: Daisy chain scheme

- 1) The processor simply accepts the requests having the highest priority.
- 2) Devices share the interrupt-request line using common (single) bus line.
- 3) Interrupt-acknowledge line is connected to form a daisy chain fashion.
- 4) When devices raise an interrupt request, the interrupt-request line is activated.
- 5) The processor in response activates interrupt-acknowledge.
- 6) Received by device 1, if device 1 does not need service, it passes the signal to device 2.
- 7) Device that is electrically closest to the processor has the highest priority.

#### Arrangement of priority groups using daisy-chain fashion:

- When I/O devices were organized into a priority structure, each device had its own Interrupt-request and interrupt-acknowledge line.
- 2) When I/O devices were organized in a daisy chain fashion, the devices shared an interruptrequest line, and the interrupt-acknowledge propagated through the devices.
- 3) A combination of priority structure and daisy chain scheme can also used.



## Fig: Arrangement of priority groups

- 4) Devices are organized into groups.
- 5) Each group is assigned a different priority level.
- 6) All the devices within a single group share an interrupt-request line, and are connected to form a daisy chain

## 2.3.5 Controlling Device Requests: -

- 1) It is important to ensure that interrupt requests are generated only by those I/O devices which is used by a given program.
- 2) Idle devices must not be allowed to generate interrupt requests, even though they may be ready to participate in I/O transfer operations.
- 3) The control needed is usually provided in the form of an interrupt-enable bit in the device's interface circuit.
- The keyboard interrupt-enable, KEN, and display interrupt-enable, DEN, flags in register CONTROL perform this function.
- 5) If either of these flags is set, the interface circuit generates an interrupt request whenever the corresponding status flag in **register STATUS** is set.
- 6) At the same time, the interface circuit sets bit **KIRQ** or **DIRQ** to indicate that the keyboard or display unit, respectively, is requesting an interrupt.
- 7) If an interrupt-enable bit in PS is equal to 0, the interface circuit will not generate an interrupt request, regardless of the state of the status flag.

#### **Summary:**

#### There are two independent mechanisms for controlling interrupt requests:

- 1) At the device end, an interrupt-enable bit in a control register determines whether the device is allowed to generate an interrupt request.
- 2) At the processor end, either an interrupt enable bit in the PS register or a priority structure determines whether a given interrupt request will be accepted.

## 2.3.5 Exceptions:-

Interrupt: An interrupt is an event that causes the execution of one program to be suspended and the execution of another program to begin.

- The interrupt mechanism is used in a number of other situations.
- The term exception is used to refer to any event that causes an interruption.
- Hence, I/O interrupts are one example of an exception.

#### i)Recovery from Errors:-

Computers use a variety of techniques to ensure that all hardware components are operating properly.

#### Example:

- Many computers include an error-checking code in the main memory, which allows detection of errors in the stored data.
- If errors occur, the control hardware detects it and informs the processor by raising an interrupt.
- The processor may also interrupt a program if it detects an error or an unusual condition while executing the instructions of this program.

#### Example:

- The OP-code field of an instruction may not correspond to any legal instruction, or an arithmetic instruction may attempt a division by zero.
- When exception processing is initiated as a result of such errors, the processor proceeds in exactly the same manner as in the case of an I/O interrupt request.
- > It suspends the program being executed and starts an Exception-Service Routine (ESR).
- This routine takes appropriate action to recover from the error, if possible, or to inform the user about it.
- Recall that in the case of an I/O interrupt, the processor completes execution of the instruction in progress before accepting the interrupt.
- However, when an interrupt is caused by an error, execution of the interrupted instruction cannot usually be completed, and the processor begins exception processing immediately.

#### ii)Debugging:-

Another important type of exception is used as an aid in debugging programs.

- System software usually includes a program called a debugger, which helps the programmer find errors in a program.
- The debugger uses exceptions to provide two important facilities called trace and breakpoints.

#### Trace:

- When a processor is operating in the trace mode, an exception occurs after execution of every instruction, using the debugging program as the exceptionservice routine.
- The debugging program enables the user to examine the contents of registers, memory locations, and so on.
- 3) On return from the debugging program, the next instruction in the program being debugged is executed, and then the debugging program is activated again.
- 4) The trace exception is disabled during the execution of the debugging program.

## **Breakpoint:**

- 1) Breakpoint provides a similar facility, except that the program being debugged is interrupted only at specific points selected by the user.
- 2) An instruction called Trap or Software-interrupt is usually provided for this purpose.
- 3) Execution of this instruction results in exactly the same actions as when a hardware interrupt request is received.

#### Working of debugging program:

- 1) While debugging a program, the user may wish to interrupt program execution after instruction i.
- 2) The debugging routine saves instruction i+1 and replaces it with a software interrupt instruction.
- 3) When the program is executed and reaches that point, it is interrupted and the debugging routine is activated.

- 4) This gives the user a chance to examine memory and register contents.
- 5) When the user is ready to continue executing the program being debugged, the debugging routine restores the saved instruction that was a location i+1 and executes a Return-from-interrupt instruction.

#### iii)Privilege Exception:-

To protect the operating system of a computer from being corrupted by user programs, certain instructions can be executed only while the processor is in supervisor mode. These are called privileged instructions.

#### Example:

- when the processor is running in the user mode, it will not execute an instruction that changes the priority level of the processor or that enables a user program to access areas in the computer memory that have been allocated to other users.
- An attempt to execute such an instruction will produce privilege exceptions, causing the processor to switch to the supervisor mode and begin executing an appropriate routine in the operating system.

## **Direct Memory Access**

**Definition for DMA:** "A special control unit used to provided to transfer a block of data with high speed directly between an I/O device and the main memory, without continuous intervention by the processor, this approach is called direct memory acces(DMA)"

Ex: Internal memory (RAM) data transfers and disk transfers uses DMA.

## 3.1)Direct Memory Access (DMA):

- Control unit which performs DMA transfers is a part of the I/O device's interface circuit. This control unit is called as a DMA controller.
- 2) DMA controller performs functions that would be normally carried out by the processor:
  - For each word, it provides the memory address and all the control signals.
  - To transfer a block of data, it increments the memory addresses and keeps track of the number of transfers.

- DMA controller can transfer a block of data from an external device to the processor, without any intervention from the processor.
- 4) However, the operation of the DMA controller must be under the control of any program executed by the processor. That is, the processor must initiate the DMA transfer.
- 5) To initiate the DMA transfer, the processor informs the DMA controller of:
  - Starting address
  - Number of words in the block.
  - Direction of transfer (I/O device to the memory, or memory to the I/O device).
- 6) After initiating the DMA transfer, the processor suspends the program that initiated the transfer, and continues with the execution of some other program.

The program whose execution is suspended is said to be in the **blocked state**.

- 7) On receiving this information, the DMA controller proceeds to perform the requested operation.
- 8) Once the DMA controller completes the DMA transfer, it informs the processor by raising an interrupt signal.
- 9) While a DMA transfer is taking place, the program that requested the transfer cannot continue, and the processor can be used to execute another program.
- 10) After the DMA transfer is completed, the processor can return to the program that requested the transfer.

### DMA with OS:

- 11) I/O operations are always performed by the operating system of the computer in response to a request from an application program.
- 12) The OS is also responsible for suspending the execution of one program and starting another.
- 13) Thus, for an I/O operation involving DMA, the OS puts the program that requested the 1transfer in the Blocked state, initiates the DMA operation, and starts the execution of another program.

- 14) When the transfer is completed, the DMA controller informs the processor by sending an interrupt request
- 15) In response, the OS puts the suspended program in the Runnable state so that it can be selected by the scheduler to continue execution.

## i) Registers of DMA:

- 1) Figure shows an example of the DMA controller three registers that are accessed by the processor to initiate transfer operations.
- 2) Two registers are used for storing the Starting address and the word count.

Starting address	
Word count	

3) The third register contains status and control flags.



#### a)Read/Write flag register:

The R/W bit determines the direction of the transfer as explained below:

#### Case 1: Read operatio

When **R/W bit=1** by a program instruction,

The controller performs a Read operation,

That is, it transfers data from the **memory** to the **I/O device**.

#### Case 2: Write operation

When **R/W bit=0** by a program instruction,

The controller performs a Write operation,

That is, it transfers data from the **I/O device** to the **memory**.

## b) DONE flag register:

- This information is informed to CPU by means of DONE bit.
- When done flag=1 then DMA controller is ready to receive another command
- When done flag=0 then DMA controller is not ready to receive another command

## c) Interrupt enable(IE) flag register:

- The DMA controller enables the interrupt enable bit after the completion of DMA operation
- Bit 30 is the Interrupt-enable flag,

when IE=1: The controller to raise an interrupt

when IE=0: The controller do not raise an interrupt

## d). Interrupt request (IRQ) flag register:

- The DMA controller requests the CPU to transfer new block of data from source to destination by activating this bit.
- Bit 30 is the the **Interrupt request**,

Controller sets the IRQ bit= 1 when it has requested an interrupt.

Controller sets the IRQ bit= 0 when it has not requested an interrupt.

## ii)Use of DMA controllers in a computer system:

 An example of a computer system is given in below figure, showing how DMA controllers may be used.



- 2) A DMA controller connects a high-speed network to the computer bus.
- The disk controller, which controls two disks, also has DMA capability and provides two DMA channels.
- 4) It can perform two independent DMA operations, as if each disk had its own DMA controller.
- 5) The registers needed to store the memory address, the word count, and so on are duplicated, so that one set can be used with each device.

## Working of DMA Controller:

- 6) To start a DMA transfer of a block of data from the main memory to one of the disks, a program writes the address and word count information into the registers of the corresponding channel of the disk controller.
- 7) The DMA controller proceeds independently to implement the specified operation.
- 8) When the DMA transfer is completed,

This fact is recorded in the status and control register of the DMA channel by setting the Done bit.

- 9) At the same time, if the IE bit is set that is IE=1, the controller sends an interrupt request to the processor and sets the IRQ bit that is IRQ=1.
- 10) The status register can also be used to record other information, such as whether the transfer took place correctly or errors occurred.

## iii)DMA data transmission modes:

## DMA transmits data using 2 modes:

1) cycle stealing

2) Burst mode

## 1) Cycle stealing:

- 1) Memory accesses by the processor and the DMA controller are interwoven.
- Requests by DMA devices for using the bus are always given higher priority than processor requests.
- 3) Among different DMA devices, top priority is given to high-speed peripherals such as a disk, a high-speed network interface, or a graphics display device.
- Since the processor originates most memory access cycles, the DMA controller can be said to "steal" memory cycles from the processor.
- 5) Hence, the interweaving technique is usually called cycle stealing.

## 2) Burst mode:

- In this mode, the DMA controller may be given exclusive access to the main memory to transfer a block of data without interruption. This is known as block or burst mode.
- 2) Most DMA controllers incorporate a data storage buffer. In the case of the network interface

Example: the DMA controller reads a block of data from the main memory and stores it into its input buffer. This transfer takes place using burst mode at a speed appropriate to the memory and the computer bus.

3) Then, the data in the buffer are transmitted over the network at the speed of the network.

## **Conflicts in DMA:**

- A conflict may arise if both the processor and a DMA controller or two DMA controllers try to use the bus at the same time to access the main memory.
- To resolve these conflicts, an arbitration procedure is implemented on the bus to coordinate the activities of all devices requesting memory transfers.

## 3.2 Bus Arbitration:-

- Processor and DMA controllers both need to initiate data transfers on the bus and access main memory.
- The device that is allowed to initiate transfers on the bus at any given time is called the **bus master**.

• When the current bus master relinquishes its status as the bus master, another device can acquire this status.

**Bus Arbitration:** The process by which the next device to become the bus master is selected and bus mastership is transferred to it is called bus arbitration.

### **Purpose of Bus Arbitration:**

- Bus arbitration is required to resolve the conflict that arises when both the Processor and a DMA controller or two DMA controllers try to use the bus at same time to access main memory.
- Bus arbitration is required coordinate the activities of all devices requesting memory transfers.

## There are two approaches to bus arbitration:

i) Centralized arbitration: a single bus arbiter performs the required arbitration.

ii) Distributed arbitration: all devices participate in the selection of the next bus master.

#### i)Centralized Arbitration:-

- In centralized arbitration, the bus master may be the processor or a separate unit connected to the bus.
- 2) Figure shows a basic arrangement in which processor contains the bus arbitration circuit.



- In this case, the processor is normally the bus master unless it grants bus mastership to one of the DMA controllers.
- A DMA controller indicates that it needs to become the bus master by activating the BUS request line, BR.
- 5) This signal is connected to all DMA controllers using a DAISY-CHAIN arrangement.
- 6) When the bus request line is activated, the processor activates the bus grant signal, BG1 indicating to the DMA controllers that they may use the bus when it becomes free.
- 7) This signal is connected to all DMA controllers using a DAISY-CHAIN arrangement.

- 8) Thus, if DMA controller 1 is requesting the bus, it blocks the propagation of the grant signal to the other devices; otherwise, it passes the grant signal to next device.
- 9) The current bus master indicates to all devices that it is using bus by activating another line called BUS-BUSY (BBSY).
- 10) Hence, after receiving the BUS –grant signal, a DMA controller waits for BUS-BUSY to become inactive, then it gets the BUS Mastership. at this time it activates BUS-BUSY.
- 11) The timing diagram in the figure shows the sequence of events for the devices.



#### **Distributed Arbitration:**

- 1) In distributed arbitration *all devices participate* in the selection of next bus master.
- 2) A simple method for distributed arbitration is shown in the figure 4.22.



- 3) Each device on the bus is assigned a *4-bit identification number*.
- 4) When one or more devices request the bus, they assert the *start arbitration signal* and place their 4-bit identification numbers on four lines, ARB0 through ARb3.
- 5) A winner is selected as a result of the interaction among the signals transmitted over these lines by all contenders.
- 6) If one device puts 1 on the bus and another device puts 0 on the same bus line, the bus line status will be 0.

#### **Example:**

- 1) Consider that two devices A and B having ID numbers 5 and 6 respectively are requesting the use of bus.
- 2) Device A transmits the pattern 0101, and device B transmits the pattern 0110.
- 3) The code seen by both devices is 0111.
- 4) If it detects a difference at any bit position, it disables its drivers at that bit position and for all lower-order bits. It does so by placing 0 at the input of these drivers.
- 5) In our example device A detects the difference on the line ARB1; hence it disables its drivers on lines ARB1 and ARB0. This causes the pattern on the arbitration lines to change to 0110, which means that device B has won the contention.

## <u>MODULE-II</u> <u>I/O Operations(part2)</u>

#### 4.1 Interface Circuits

An I/O interface consists of the circuitry required to connect an I/O device to a computer bus. On one side of the interface, we have bus signals. On the other side, we have a data path with its associated controls to transfer data between the interface and the I/O device – port. We have two types:

## Serial port and Parallel port

A parallel port transfers data in the form of a number of bits (8 or 16) simultaneously to or from the device. A serial port transmits and receives data one bit at a time. Communication with the bus is the same for both formats. The conversion from the parallel to the serial format, and vice versa, takes place inside the interface circuit. In parallel port, the connection between the device and the computer uses a multiple-pin connector and a cable with as many wires. This arrangement is suitable for devices that are physically close to the computer. In serial port, it is much more convenient and cost-effective where longer cables are needed.

Typically, the functions of an I/O interface are:

- Provides a storage buffer for at least one word of data
- Contains status flags that can be accessed by the processor to determine whether the buffer is full or empty
- Contains address-decoding circuitry to determine when it is being addressed by the processor
- Generates the appropriate timing signals required by the bus control scheme
- Performs any format conversion that may be necessary to transfer data between the bus and the I/O device, such as parallel-serial conversion in the case of a serial port

#### i)Parallel Port

The hardware components needed for connecting a keyboard to a processor Consider the circuit of input interface which encompasses (as shown in below figure):

- Status flag, SIN
- $-R/\sim W$
- Master-ready
- Address decoder

A detailed figure showing the input interface circuit is presented in figure 4.29. Now, consider the circuit for the status flag (figure 4.30). An edge-triggered D flip-flop is used along with read-data and master-ready signals.

#### Keyboard to processor connection



The hardware components needed for connecting a printer to a processor are: the circuit of output interface, and

- Slave-ready
- $-R/\sim W$
- Master-ready
- Address decoder
- Handshake control

The input and output interfaces can be combined into a single interface. The general purpose parallel interface circuit that can be configured in a variety of ways. For increased flexibility, the circuit makes it possible for some lines to serve as inputs and some lines to serve as outputs, under program control.

## ii)Serial port

A serial interface circuit involves – Chip and register select, Status and control, Output shift register, DATAOUT, DATAIN, Input shift register and Serial input/output – as shown in figure 4.37.

## 4.2 Standard I/O interfaces

Consider a computer system using different interface standards. Let us look in to Processor bus and Peripheral Component Interconnect (PCI) bus. These two buses are interconnected by a circuit called bridge. It is a bridge between processor bus and PCI bus. An example of a computer system using different interface standards is shown in figure 4.38. The three major standard I/O interfaces discussed here are:

- PCI (Peripheral Component Interconnect)
- SCSI (Small Computer System Interface)
- USB (Universal Serial Bus)

#### **4.2.1 PCI (Peripheral Component Interconnect):**

The topics discussed under PCI are: Data Transfer, Use of a PCI bus in a computer system, A read operation on the PCI bus, Device configuration and Other electrical characteristics. Use of a PCI bus in a computer system is shown in figure 4.39 as a representation.

Host, main memory and PCI bridge are connected to disk, printer and Ethernet interface through PCI bus. At any given time, one device is the bus master. It has the right to initiate data transfers by issuing read and write commands. A master is called an initiator in PCI terminology. This is either processor or DMA controller. The addressed device that responds to read and write commands is called a target. A complete transfer operation on the bus, involving an address and a burst of data, is called a transaction. Device configuration is also discussed.

#### 4.2.2 SCSI Bus:

It is a standard bus defined by the American National Standards Institute (ANSI). A controller connected to a SCSI bus is an initiator or a target. The processor sends a command to the SCSI controller, which causes the following sequence of events to take place:

- The SCSI controller contends for control of the bus (initiator).
- When the initiator wins the arbitration process, it selects the target controller and hands over control of the bus to it.
- The target starts an output operation. The initiator sends a command specifying the required read operation.

The target sends a message to the initiator indicating that it will temporarily suspends the connection between them. Then it releases the bus.

- The target controller sends a command to the disk drive to move the read head to the first sector involved in the requested read operation.
- The target transfers the contents of the data buffer to the initiator and then suspends the connection again.

- The target controller sends a command to the disk drive to perform another seek operation.
- As the initiator controller receives the data, it stores them into the main memory using the DMA approach.
- The SCSI controller sends an interrupt to the processor to inform it that the requested operation has been completed.

The bus signals, arbitration, selection, information transfer and reselection are the topics discussed in addition to the above.

#### 4.2.3Universal Serial Bus (USB):

The USB has been designed to meet several key objectives such as:

- Provide a simple, low-cost and easy to use interconnection system that overcomes the difficulties due to the limited number of I/O ports available on a computer
- Accommodate a wide range of data transfer characteristics for I/O devices, including telephone and Internet connections
- Enhance user convenience through a "plug-and-play" mode of operation

#### a)Port Limitation:

Here to add new ports, a user must open the computer box to gain access to the internal expansion bus and install a new interface card. The user may also need to know how to configure the device and the software. And also it is to make it possible to add many devices to a computer system at any time, without opening the computer box.

#### **b)Device Characteristics:**

The kinds of devices that may be connected to a computer cover a wide range of functionality - speed, volume and timing constraints. A variety of simple devices attached to a computer generate data in different asynchronous mode. A signal must be sampled quickly enough to track its highest-frequency components.

#### c)Plug-and-play:

Whenever a device is introduced, do not turn the computer off/restart to connect/disconnect a device. The system should detect the existence of this new device automatically, identify the appropriate device-driver software and any other facilities needed to service that device, and establish the appropriate addresses and logical connections to enable them to communicate. **ii)USB architecture** 

To accommodate a large number of devices that can be added or removed at any time, the USB has the tree structure. Each node has a device called a hub. Root hub, functions, split bus operations – high speed (HS) and Full/Low speed (F/LS). 4.8 Concluding remarks

The three basic approaches of I/O transfers are discussed. The simplest technique is programmed I/O, in which the processor performs all the necessary control functions under direct control of program instructions. The second approach is based on the use of interrupts. The third I/O scheme involves DMA, the DMA controller transfers data between an I/O device and the main memory without continuous processor intervention. Access to memory is shared between the DMAQ controller and the processor.

Three popular interconnection standards – PCI, SCSI, USB are discussed. They represent different approaches that meet the needs of various devices and reflect the increasing importance of plug-and-ply features that increase user convenience.

	MODULE-3 MEMORY UNIT
Ū	menory Rocesson
20	k bit
	ABDR BUS MAR
5	
Sector .	DATA BUS
	1 PLS MEC
	(NTRL BUS
10	
	+ 2 <sup>k</sup> locations I was - k bits, and also - 1 = word
	0=wnite.
	Fishiony is made up of millions of semi-conductor cells.
	tach can hold one bit of information. 8 bits together
1; ★	torm one byte Each byte is given a separate address
	A group of 2014 or 8 bytes form one word and Raistransfer
	happens word by word
	The processor uses 2 Special purpose registers, MAR & MDR
	to perform memory read or write
2	MAR holds address to be read or written (k bits)
	MDR holds data read or to be written (n bits) = 1 word
	It uses kbit address lows, n bit data bus and
	2 control signals * R/W = 1-read
	20-Wate
2	* memory function complete (MFC) 0 initially
	MFC=1 after a memory read or write.
	Read Write,
	Kbit addr -> MAR
. Ann an	$R/\overline{w} = 1$ , MFC=0 $R/\overline{w} = 1$ , MFC=0
1	$n \text{ bit data} \rightarrow MDR$
	$MF(z) = 0 \qquad M(r(z))$
	$[MDR] \rightarrow (MAR)$
	MFC=1

Camlin Page Date Memory Access time: The time clapsed from stant of a memory operation till its completion is called Access time . Usually the Aill its completion is come for any word in many Memory cycle time: The time elapsed blw initialisation of two was memory operations is cycle time cycle time is greater than access time 16x8 memory cell 2 67 67 66 bu Ð wo F w, A AI Address  $\omega_2$ A2 Decoder  $\Box$ 20 A3 Ð 2 wg ١, 615 25 T sens e/write SIW V T S/w Memorycells are arranged is the form of 2D array 67 9/17 Jhe cells are connected to the sow on word line The no. 9 rows in memory chip is di cote 3 no. 9 words The cells are connected to til lines on the column In tarn the lit lines are connected to sense with circuitary .

Scanned by CamScanner

Camlin Page The word lines are connected to address decoder. The road operation is pritowned by Belecting a word based on the address & sensing the contents of all the bits on the woord line while operation is performed by copying the data on to the bits of selected woold line 16 Memory this implementation 3 Address Decoder 32 × 3 2 menory chip Wal 631 bo KRIW 32 to 1 mux MFC Ik memory chip is implemented by 32×32 chip i.e each having 32 bits. 10 bits of address is used 32 words among which 5 bits are used to select one of 32 words E a bits is used to select one of A bytes in a words Read & write operations are performed using RIW& MFC The bit lines are inturn connected to 32 XI multiplexer word line is activated STATIC RAM 6 0 6 (4) X=0 Y=0 00 T2 TI-OFF T2:00 T' 6=0 61=1 X=1 Y=0 5 Tison Tsooff Schematic 6=1 6=0 representation

Camlin Page Oate Implementation. 6 6 0 5  $T_1 = Off T_2 = On$ Tu T3, T6=0ff Ty T5=00 13 TI 12 b=0 b'=1 TS TG 1  $T_2 > Off$ TISOD T3, T6: 00 T4, T5 > 0ff 6-1 ,6=0 Iwo invertors are cross-coupled with 2 transistors Tis T2 which acts as Switch . The transistors are connected to bit line & word line when word line is belected, it is connected to powersupply the unused word lines will be connected to ground . Each statistars cell can hold one bit 15/of information cither 0 or 1. Read operationstype selected word line sense circuit read bit lines b & b' & decides binary 0 or 1 based on the values q b & b' 051-17 write operation: The write circuit withturn on or off T1 & T2 to write binary 0 or 1 Drawbacks OF Static Ram X Maria Stan continuous power supply of 45 V is needed to store binary 0 or 1 Circuit occupies lot of space Hence less bits can be accomposated per chip 110 ω-AGYNCHRONOS DY NAMIC RAM ADRAM cells are made up of capacitors which stores the information C in the form of charge. A binary 1 is represented by charge above threshold E binary O, by charge below ground or below threshold equal to

and a second	1	Nadiji P 	anna <b>1</b> mainteanna an a				Camlin Page Date 1	aurosatalismus, anno 274 m Tagana una su gan sanna Amarik Jana a a trans tampatan marika	
	tibe which it field fead of circu capaci is ac- while store Ø c	change on the bing with the phration is it connect tor II it freshed eli- phration: binany 1 binany 1	select select select select select select select select che	r will odically d to the word the word bove the s need the wo rge the to	dischard refreshe refresh l line line meshold as 0 and Uni copositi	40 9 F. b b 2015 2015 2015	try a fer lena a c cells ha the the d as a be wa s full ,	W coill Scharate Ading She s chong 1 & mitten.	Lisec birony1 Scribe copicito Copicito
3	2MXS	B Asynchia RAS	1 2000	PRAM (	<u>bip</u>		190014 1 64010 2211		
15		Pow address Latch	$ \longrightarrow$	Row addy decoder		40	196 y 409	? 6	
Aq-	N20	istani ye. Navni in	n mana a sa			Ser	setwate e	 *t	R/W
A 0,20	A8	Column arthy			>				atch .
					2525-1355	67		bo	
	2096	×8 = 16 M 1 ×512×8 = 1	3 4096 x 4	1096 =	1677721	6 lå+0			
	16 X	1024 × 1024 .: 4096 8	= 16 = 515	2 419/2/10	ь <del>1-</del> 5 0 ш				
<u>»0 »</u>	167	2 <sup>K</sup> - K bits	- 209 0.4.d	7152	bytes ROW=	- 2 <sup>2</sup> 12-6	bytes = $bits = a^{12}$	əi bits = 40	9 add tas
			Net a Mora shaft and ha fasts on my a	2 - 20 Franciscus - 194 - 194 - 194 - 194 - 194 - 194 - 194 - 194 - 194 - 194 - 194 - 194 - 194 - 194 - 194 - 1	Column	= 91	rits = $2^9$	° 512	byterlrow

Camlin Page Date / 16MB DRAM is implemented using a memory chip of 4096 × 4096 or 4096×512×8 i.e it contains 4096 work each word wontains 4096 bits or 512 bytes. 21 bits a address is used among which higher order 12 bits bits select one of 4096 words & lower order 9 tits is used to select one of 512 bytes Read operation: 12 bits q row address is applied to row address Latch, R/W=1. After row is selected RAS RASSI signal is issued. 9 bits gadaress is applied to column CAS =0 is iscured after selecting column address CAS signal is issued. One byte of data is transferred Exter to data input write operation: RIW=0. One byte q data is transferred 15 from data output register to memory. \* Fast Page Mode Jo allow block dato transfer everytime selecting now and column address has to be avoided. So a latch is added with a sense / write circuit. When a row is selected the contents of all 512 bytes is transprid to latch & required columns will be selected for read or write (same as dig @ add latch) 

	SYNCHRONOUS DRAM					
		Comlin P	1 Page			
		Date 1	1			
	(annter )					
a station of the second se		and a second				
	Rowaddy Rowaddy		1 Not the second			
	Decoder :	Lell array	21-22 AL			
	North Contraction					
	All and the providence of the second se	at she to the	e			
	and the state of the state	RIW CKT &				
3	and the second	Latch				
		i tris bite	a. 26			
10	(Blum addr ) (Olum n	5 A				
	Latch Latch					
		$\widehat{\mathbf{t}}$				
	RAS Mode Reg					
	CAS and pair /	P Dato	01 P			
15	CS - CKT		<u>iq</u>			
alalit						
919117		Vidata	144 C			
			2C-30			
9			Clock			
		53. <sup>4</sup> 21.782	92			
20			2/2. P/W			
		///////	RAC RAC			
- 200 - 3 1	a kirm	GC Land	111/1-13			
1000		11/1/1/	CAS			
25						
Z Z	King XIIII Column XIIII	111111	7777 Address			
			9-17			
. State		ex D1 Ver	13 Xon Y Data			
		191 3 4 2				
	DRAM which a synchronised with	sternal cli	ock is called			
	synchronous D-RAM		p d Kristin			
	SDRAM WHI Have a towaddress	E Column o	ddress latch.			
	the sense / write circuitary is a	sonnected to a	latch with			
	1 word is selected the entire	min content	transport			
		to lo	tch			
		с I				

Camlin Page Date The selected column data will be transferred to old register It has a built in refresh register (or withing) which refresh the memory cells periodically. The mode register defines the memory clock & controls the working of SDRAM indifferent modes. All the actions are triggered at vising edge of the dock to perform a read operation R/w=1 Row address is applied. After a delay of 2 dockpulses now is selected & RAS is issued Later column address is applied and after a delay of 1 clockpulse column is selected & CAS is issued the 1st bit of data is transfered tin noot door pulse. DDR (Double Data Rate) SDRAM performs all the operations in raising edge of 10 dockpulse . ODR access the memory in the same way as of SDR but transfers thit in raising edge g 0 clockpulse and another bit in trailing edge y clock Rhu pulse. Latency: The arms of time taken to transmit 1 word of data Bandwidth: The arnt of data transferred within I whit of 45 time. 251 66 MH2-133MH2 66-100 MT/S 5V MFC SDR 66 266 - 400 MHZ DDRI 266-400 MT/S 2.51 DD P2 400 - 677 MHZ 533-800MT/S 1-8V 800-1066 MHz PDRS 800-1600MT/s 1.50 DDRY 2133 - 3200MT/S 1.21 1 april

Camlin Page Date 18/9/14 RANA Bus The performance of the memory depends on structure of memory a the speed of data lines. So as to increase the speed of databransfer the speed of bus need to be increased which can be done by increasing no- of data lines but it complicates the structure. Hence a ramow bus is used with fast signaling method known as RAM BUS. In RAM bus instead of sending tov or OV to represent binary 1 or 0, a constant voltage of tav is maintained and 0.3V above the constant voltage is read as bibary 1 Large memory structures 19615 414 4M Ł HM 4M Phu HM 411 4M HM 4M HM 411 ŧ AM 25 261 Ħ ŧ 414 4M AM 411 MFC (10) D15-8 D23-16 D31-24 Dq-D\_ 4194304/8 -> HX1024X1024 bits = 4194304 bits = 524288 byks 524288 -52 KB 1024 ie AMb chips > 512KB -> 219 = 524288 -> 19 bits of address to select 1 out g 512 K bytes
Date 64Mbg epro is implemented using 16 chips each g 4Mb Each and chip is made up of 524088 x B or SIZK X8 chip. 21 wits of address is used out of which 2 bits is chip select which selects one out a 1 nows. 19 bits of address is applied to all 4 chips in a raw to select one out of 512k rows in each chip B bits of data is transferred from each chip risulting in 32 bit of data transfer from all 4 chips Dynamic merpory system the physical implementation of memory is done in the form of a module 2 different modules are used 12 Single Inline Merrory Module (SIMM) contains 100 pins. Supports word length of 32 bit or Double Inline Merrory madule (DIMM) contains 168 pins supports word length of 64 bits this modules are plugged into sockets provided on crotterboard. Merrory controller (1) nowaddy Kbitaddi 1.23 col addr Mercory RIE ts RIW controller RAS Memory CAS Processor cs LIR n bits of data

204 J	
	Camlin Page
	The meno
	and many controllers add as interface between processor
	The contrainty the processor sends to bits of address
	controller splits it into now address & column
5	The and selects appropriate now and column
	Derfo controller specifies read or white concration to be
	partormed based on R/W. It also specifies the dist
	be selected based on CS signing the chip to
1	bappens without intervention
	oscorrenvon of controller.
10	CACHE MEMORY
	The speed of the
5	to processor on memory operations is slow compared
advors 2	execution is operation. Major time of instruction
	eperations is spent in memory read and runite
	So as to improve the performance of conduter pp. a
	memory operations should be reduced there
	a small piece of semiconductor poeroon, is had
	on the processor called as cache merony
2.1	Major execution time of program is camp in here
2	sub-routine conditions etc unbich interest
-	accessed data called as locality of the function
	elbers are two trips to locality of <u>actorence</u> .
no de la	- important istich
	the second assumes recently used data will
	of used soon . 30, a copy of every fetched instruction
2	or data is placed on the cache.
	> spitial : It assumes instruction or data which is
	is close proximity of current instruction or data
	will be used soon. So, the entire block a instruction
	or data related to ancept instruction or data will be
	alacet en coche
<u>-</u>	proute un unun

	Comfin Pype
	Data / /
pilolia	the part conform read on we
	The processor requests memory to per searched in Gal
and the second s	operation. The requested data is not it is called
a su a companya a comp	& if it is found it called as the
tar para management an anna an a	as MISS.
A into	Read bit processor requests data for other the
	on cache & is used.
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	Read miss: processos requests data tor real social
and the second	on cache . Hence to be brought from man menory
	white bit : processo, requests data for write. It is tour
10	on cache & processor writes, Now the data is changed on
<u></u>	cache that has to be updated to main memory.
	2 possibilities: - write through Any arange in me call
	will be upmediately bodated back to main memory
	unite back: The changed value on cache is marked as
m Segrent	disty and will be updated back to main memory
1 10 10	when data is nemoved from cache
CAP (LABOLT LA	
	write miss: Processor requests data for write s, it is
20	not tound on cache. 2 types of load
4	load through : Bring the requested data from main
	memory and directly give it to processor
<u></u>	without having a copy on cache. The changed volucion
and the second of the	is immediately updated back to main memory.
- 25	Load back " Bring requested data from main
<u>, guarant</u>	menony to cache . The updated data will be
<u> </u>	marked dirty and it will be updated back to
- Algeria de	mais memory when data is removed from cache
L and strends	is the second statement of the statement
30	CACHE REPLACEMENT
	puring a cache miss the data bas to be brought
	from main memory & if there is no space on anther
	existing date has to be moved back to main
	memory
	Scanned by CamScanner

				Camlin Page Date 1 1	-	
	The data chosen for	replaced	ocot will be	least freq	vently	
	used data by usu	ng a cou	oler	<u></u>		
17	Direct Marine	100-			and the second of the second second second	
5	septency.	e		T-apul	stock a main	
0		15 15	<u> </u>		remory	
	Gache	о В,		0 - 00 -	Haksio	
	Bo	15			cache	
	0					
<u>-9.1969</u>	Bi	1 in pains	wester of the	4046 410	16	
10	o Bz	120 1 325	4096 blocks	= 6536words	· 2 · 16 6its	
		ala an e	16 words	65536	g add,	
				GAK Word	5.:	
	2	١	660.000	an an mar ann an tha an th		
	15 BIRT	1000000	0%128=0	128/128=0	256% 128=0	
15	and the state		11.128=1	129/128=1	2577128=1	
1	128 blocks= 2048 words	,	21.128=2	130%126=2	258%128:2	
*	16 m ds= 2k words.	13 B4095	· te a again	2	259% 128 = 4	
× ×	8 4 <sup>0</sup> t		17 - 17 Martin 17			
	B 0.	128,256	384 512	4		
		129 257	365.513		ang ya "hinon Mattinadariy) nang pilagi ang baban na ta ang pa	
20		120 258	286 51		al na manana da manana anti ang katakana na manana ang	
<u>232</u> h	<u> </u>	130,200,	282 515			
	03 3,	151, 251, th	301, 51,			
	In direct mapping	J Glock	9	tag block	word	
	coche memory is r	naped to		5 7		
25	J%n block of cach	e menor	, songared s	and the second second		
1.1.5	where n is no. 9 blocks					
2.12	of cache monory. Hence					
1.000	4096/128 = 32 Hocks of main memory is mapped to					
		merrow				
	- LUCK OF LUCK		γ		- June	
30	the placement	of mai	D Grencony	NICK 10 CC		
	menony block is	specified	using addr	ess which		
	divided into the	ce parts				
the with the						

Scanned by CamScanner

Camlin Page Date tword: Lower order A with specify which word and 16 words in a block ablock: Deal 7 bits specify which block of cache out of 128 blocks is used which represte copping information. The higher order 5 bits specify which block put q Hocks 32 reserved for a cache block is currently usingit Drawback of direct mapping: contentation i.e if some black of cache memory is free still the until mapped blocks main memory cannot be placed there ay Associative mapping try block of main memory can be placed in any block of cache momory. tag word 212 = 4096 (B. - B. 95) 12bit Abit Main memory. - 16 bit Brawback # All the blocks of cache memory has to be searched before deciding ache hit or miss. \* II coche is full and processor requests a new black the rache replacement has to be done based on some policy So Associative mapping tag Bo Set set mond seto = 0, 64, 128, 256, 512, 6 bits 6 bits 4 bits 0, Set1 = 1,65, 129, 251, 513 -16 bit -30 Set 1 30+202,66,130,260,514 2 worker = 64 Sets en JYO Gu S 01.64 =0 BS 17.64 =1 21. 64 0 2 3 7. 64 = 3 B126 4 0127 647.64=0

Date 1 1 so as to avoid drawbacks of associative mapping combination of associative & direct mapping is used for the set associative mapping. cache blocks are grouped together to form set. usually 2 Way or 4 way or 8 way sets . Here 128 blocks of cache will form 64 sets in 2 way mapping 64 Hocks of main memory is mapped to one set of cache memory Advantages: Lesser search time & easy replacement NOTE: Dired mapping is NOTE: Dire block per set Asso a ative mapping - All blocks of cache form one set. set Associative - specified no. g blocks form one set. 1. 15 Coche memory about the 64 blocks 4096 blocks 128 words / Glock 128 words / HOCK. -Br Worts 4096×128 = 524288 words = 5126word. 68192 words 219 tag HOCK. words 6 6 T direct 0,124, . . . 20 < -- 19 --≻ tag set. word. 64 = 32 4096 = 128 2 way. 7 Ŧ 5 - 19 128 blockg M -> 1 g Code word tag. Associative 12 4 tag set word. <u>64 - 16 = 2 4096 = 256</u> 7 8 4 A way 19 256 blocks y imm mapped to welly cache

1 Mb = 1x 1034 x1020 1MB=1×1034×1024×8 . Camlin Page , No. 9 bite plate 25/ 9/17 K NO g blog C Z MM . no gweids/black 16 bit word IME containing A computer has main memory of **2** · words per Hoch words 64 5 AK & it has a cache of Sway Stor associative direct Find the address mapping for mainmemory cache IMB 4K words . 64 wordspa block 16 bit 1 word IM6 = 1×1024×1024×8 = 8388688 1048576 bits. MM - 20 2610 1048576/16 = 65536 words. 2 216 16 Lits g address. 6 4 words 1 block 65536 words \$1024 Hocks. ( moin memory 16 bit form one what usis 1661 addr cache  $4K = 4 \times 1026 = 4096$  words 5.14 64 words / Horrs 4096 4096 => = 64 blocks min al pragon E Formond of 64 tog 64 words Bar word S 4 6 direct mapping 6 -16 54 Glocks :: tog word 1024 BO MIN Associative : 10 . 6 1. 6 1 DAL 10 SK It placed in cache 21/10 can tag brow set 5 5 6 Zways 30 1 30 2-blocks -> 19et Sets. 1024 blocks g mm - 30 brock · 32 5els 64 mm mapped to 18 => 32 Harrey 1024 32

	Camlin Page Date 1 1
3.	2048 Hocks Pach a 64 words 54
	Main memory consists of 2010 cices card
	cache congisis q 32 blocks
	M161.
	Dere Delig Islacks
	Sz Glocks Londs
	Words/Hore 04 Works
	norder words / block
	$\frac{r_{oq}}{dr} = \frac{v_{ord}}{121072}$
10	
	17 words ( 1 $64 \rightarrow 2$ 12 bits
	2048 30 War 5
	top und
	$\Delta statistics \qquad \qquad$
	a way.
	AHORKS -> 1Set 2048 Horrs -> 8 set
	32 blocks -> 8 Sets -> 256 blocks -> 1 Set.
	U. I.
	tag 507 word 28 -> 8 611.
	8 3 6
4	<
	Sway
	2610 Crs -> 15ct 2048 Blocks -> 16cets
	32 blocks - 16 sets 128 blocks - 1set
	tag set word.
	7 4 6
	and the second
	ne and the standard sector of the sector of
	2 Charl Mary Mary Barry Barr

Camin Mar D.M.M. MM g 8192 blocks cache g 128 blocks each 4. 128 words. rache MM 8192 bocks 128 blocks 128 WORAS BLOCK 8192×128=1048576 tag words Block - 20 6 7 7 Direct 20 20 bits godd 128 words => 2 in 7 bits 8192 = 64 >> 2 => 6 6 5 tag. word Associative 13 7 20 213 = 8192 blocks ' tog set word Э G 7 2 way. - 20 BIAD blocks g mm - 64 sets 2 words - 1 set. 128 woods - 64 sets 8192 >128 blocks g mm - 1 set tag Sct word. 3 5 7 ANCIL 4 words - 1 set 8192 Hours mm 32 sets 128 words -> 32 sets. 256 Hocreg mm. a 1 set Performance with cache when processor requests date a if it is found on cache it is a hit e no. 9 hits per unit 9 time is called Hit Rate when processor requests data & if it is not found or cache it is called migs & no. of Missper anit of time is miss rate Called

Combin 1898 Gate when a miss occurs, the requested data is brought freed main memory; till the the processor will be kept walling & this is called miss penalty. The average menony line with cache is given by tag = hxc + (1-h) xm h - hit rate c - time to agress cache (I-h) - miss rate M - miss penalty 10 It there is 100 instructions & 30 date from requested for 1. concution of a program. time to access tache is I clock cycle . Miss penalty is 17 doct cycles bil rate to. instruction is 95% & for data is 90%. Calculate performance inst data 100 30 h-95% h-90% C - I CLOCK aycle C = 1 1-h = 0.05 (5%) 1-h = 10% 20 M= 17 M- 17 (0.95×1+(0.05)17)×100 +1(0.90×1+0.10×17)30 1.8 × 100 + 2.6 × 30 293 clock cycles (100+30)×17 = 2210 clock pulse is without cache 2210 = 8.5658 withcode 258 The 30

Camlin Page Date alalia 130 upst 40 date with II une 15 doct byde & ssy perdoto miss penalty is clock cycle is needed to access cache calculate patomance, without cache is clock cycles is needed data. inst 40 130 85% hilrax - 80% C = 1M= 15 without cache =1 torg = brat (1-b) \*M KI ST ( LA, HE  $(0.8 \times 1 + (0.2) \times 15) 130 + (0.85 \times 1 + (0.15) \times 15) 40$ wor 494 + 124 618 dock ydes without cache (130+40) × 10 = 1700 clock puble Performance 1700 = 2.75 618 3. If we have loo instructurations & 30 data & G is 1 (2 is 2 , 12 = 75% for inst 85% for data in is 20% for inst & 10% for data miss percently is 15 time to access without cache is to che pulses. tag - bic, (1-b) by c2 + (1-b) (1-b) x M  $= (0.75 \times 1 (0.25) 0.2 \times 2 + (0.25) (0.80) \times 100$ (0.35×1(0.15)0.1×2 + (0.15)(0.90) 15) 30 369.015

		Camlin Page
wishout cart	De = (100+30) 10	Date / /
and the second second second	=1300	and the second states
felform	$man_{ce} = 1300 = 3.52$	3
1994 S.	369.015	
5	the set to see it	
de la la come da de puesto en el	INTERLEAVING MEMOR	
- L	bite n bits	UPERATION.
mo	dule oddr in module	
10		
ABR DB	ABR DBR ABR D	DB R
-13		
15		
10	bits kbits	
20 00 04	module	
LAR DE	AR TOR DOR AGE DO	
(13)		
Main ~	a Listingen in menon 4	-
s fast c	ACCESS to lance	hed provide the
and the second se	in the second se	Die weren and the
be achieve	d by aling manualin	- through unterlowing

Camlin Page Date 1 1 Main merrory is implemented by a set of modules with address butter register (ABR) & data buffa register (DER) Two methods of accessing modules -> Lig D: lower order or bits specify the oddressing and bigher order k bits specify the module It data need to be accessed from consequire noodule the entire address has to be reapplied > Fig (3) Higherorder is bits specify addressing moduly Lower odre Kbite sprcify module So, it consequelize modules bas to be accessed, only lower order module address has to be changed

#### Non-volatile memory

Both S-RAM and D-RAM are volatile so ROMs are used to store the information permanently.

Different Type of ROMs are: ROM, PROM, EPROM and EEPROM.

**Read-only memory (ROM)** is an integrated circuit programmed with specific data when it is manufactured.



Bit line

## Fig: ROM Cell

ROM is made up of transistor and a switch P. If P is connected to GND it stores binary 0 and if it is not connected it stores binary 1. Bit lines are connected to power supply using resistors. To read the information the word line is activated and transistors is closed & it will read binary 0 or 1 based on P connected to GND or not.

#### Programmable Read-only memory (PROM)



Fig: PROM Cell

Programmable Read-only memory (PROM) is an integrated non-volatile memory circuit that is manufactured to be empty.

It can be later programmed with specific data. The programming can be done only once.

After programming this data is always stored to this IC.

PROM chips contain a fuse at the switch P so all bits contain binary 0. While writing user will pass current to burn out the fuse where ever required to store binary 1. This process is known as burning the PROM.

## Erasable programmable read-only memory (EPROM)



## Fig: EPROM Cell

Erasable programmable read-only memory (EPROM) chips work as PROM chips, but they can be rewritten many times.

In an EPROM, the cell at each intersection has two transistors. The two transistors are separated from each other by a thin oxide layer.

One of the transistors is known as the floating gate and the other as the control gate. The floating gate is connected to the row (word line) through the control gate.

When floating gate and control gate is connected the cell has a value of 1. To change the value to 0 requires altering the placement of electrons in the floating gate.

An electrical charge, usually 10 to 13 volts, is applied to the floating gate to charge the floating gate and thus turn bit to 0.

Erasing an EPROM is done by exposing it to ultraviolet (UV) light (253.7 nm wavelength) it will erase the entire EPROM.



## Electrically erasable programmable read-only memory (EEPROM

#### Fig: EEPROM Cell

EEPROM chips that can be electrically programmed and erased.

EEPROMs are organized as arrays of floating-gate transistors. EEPROMs can be programmed and erased in-circuit, by applying special programming signals.

Originally, EEPROMs were limited to single byte operations which made them slower, but modern EEPROMs allow multi-byte page operations.

#### Flash memory

Flash memory is a type of EEPROM it has in-built circuit to erase by applying an electrical field to the entire chip or blocks.

Flash memory works much faster than traditional EEPROMs because it writes data in chunks, usually 512 bytes in size, instead of 1 byte at a time.

Flash memories are implemented as Flash cards, removable solid-state storage devices (SSD) and flash drives.

#### Memory Hierarchy/Speed, Size and Cost

All different memory/storage devices used in computer is organized in hierarchy. The processor contain limited number of registers to store operands and intermediate results and L1 cache to store frequently used information. Register and cache are the D-RAM cells on processor chip which are high speed but limited in number/size.

On the mother board we have secondary L2 cache which is slow but larger compared to L1 cache & registers.

In the next level of hierarchy there will be main memory made up of D-RAM cells slow but larger L1 cache & registers which stores the program and data while execution by processor.



## **Fig: Memory Hierarchy**

The large secondary storage devices either magnetic or optical devices form the next level of hierarchy which are slower and quite larger than main memory.

#### Comparison:

The speed & cost increases as we go up in the hierarchy and size increases as we go down in the hierarchy.

## Virtual Memory

- The main memory of a computer ranges from 100MB to 8GB, if some program of larger size than the size of main memory need to be executed then entire program is stored in secondary storage devices (HDD) and only those part/block of the program which is currently needed for execution by the processor is placed in the main memory.
- When a new block or next part of the program is needed by the processor the existing block is moved back to HDD and the new block is brought into main memory.
- Operating system is responsible for moving the program blocks between main memory and HDD this technique is called as Virtual Memory.
- The binary address given by the processor is called virtual address.
- The MMU (Memory Management Unit) translates virtual address to physical address and search the data in cache memory /main memory if present will be accessed, if not found then data transfer is done from HDD through DMA (Direct Memory Access).



## **Address Translation**





- All programs & data in the disk storage is divided into fixed length units called page, page size range from 2KB to 16KB.
- The processor generates the virtual address requesting for instructions or data.
- Virtual address consists of virtual page number (higher order bits) followed by offset (lower order bits) offset specify the location of the word in each page.
- The allocated memory for a process is divided number of blocks (page frames) such that page size =page frame size.
- Information about which page is residing in which page frame is kept in page table.
- The starting address of the page table is kept in a page table register.
- Virtual page number + page table base register=page frame address
- The page table is frequently accessed by MMU so ideally it should be stored in MMU as the size of page table is large it is kept in main memory so as to reduce the time for accessing a small portion of the page table is placed on the buffer on MMU called as Translation Look-ahead Buffer(TLB).

## Address Translation proceeds as follows:

- Processor gives virtual address- MMU looks in TLB if entry is found returns the physical address of the page. If the page entry is not found in TLB then the page table on main memory is searched and the physical address of the page is returned if found.
- If the requested page is not in main memory it is a page fault then MMU requests OS to bring the required page from HDD.
- OS will suspend the execution of the current process until the desired page is brought.
- If the desired page is brought from HDD and main memory is full then an existing page has to be replaced, so least recently used pages is chosen for replacement

## Hard disk Drive organization

- The HDD is the stack of rotating platters that coated with magnetic coating. There are read/write heads on the top and bottom of each platter, so information can be recorded on both surfaces. All heads move together across the platters. The platters rotate at constant speed usually 3600 rpm.
- The disk drive electronics are located on a printed circuit board attached to the disk drive.
- Data is organized on the disk platters by tracks and sectors.



Fig. 14 Individual bits encoded on a disk track.

- The number of bytes per sector is fixed for a given disk drive, varying in size from 512 bytes to 2KB. All tracks with the same number, but as different surfaces, form a cylinder.
- The information is recorded on the disk surface 1 bit at a time by magnetizing a small area on the track with the write head. That bit is detected by sending the direction of that magnetization as the magnetized area passes under the read head.
- The 12 bytes of ECC (Error Correcting Code) information are used to detect and correct errors in the 512 byte data field.
- The operating system specifies the track, sector and surface of the desired block. The disk controller translates that requests to a series of low level disk operations.
- Seek time: Is the average time required to move the read/write head to the desired track.
- Access time: Is the time required to move the head from one track to adjoining one.
- Rotational latency: Is the average time required for the needed sector to pass under head once and head has been positioned once at the correct track.
- Average Access time: Is equal to seek time plus rotational latency.
- Burst rate: Is the maximum rate at which the drive produces or accepts data once the head reaches the desired sector,

#### **Optical Disks**

**Compact Disk (CD) Technology:-** CD system is based on laser light source. A laser beam is directed onto the surface of the spinning disk. Physical indentations in the surface are arranged along the tracks of the disk. They reflect the focused beam towards a photo detector, which detects the stored binary patterns.



- A cross section of CD shows the bottom payer is Polycarbonate plastic, which functions as a clear glass base. The surface of this plastic is Programmed to store data by indenting it with pits. The un-indented parts are called lands. A thin layer of reflecting aluminum material is placed on top of a programmed disk. The aluminum is then covered by a protective acrylic. Finally the topmost layer is deposited and stamped with a label.
- The laser source and the Photo detector are positioned below the polycarbonate plastic. The emitted bean travels through this plastic, reflects off the aluminum layer and travels back toward photo detector
- Some important optical disks are listed below
  - 1. CD-ROM
  - 2. CD-RWs (CD-re writable)
  - 3. DVD technology (Digital Versatile disk)

## Cache Replacement Algorithm

In direct mapping the position of mapping each block of main memory to cache memory is fixed but in associative and set associative mapping if cache blocks are full the cache controller should decide which of the blocks on the cache to replace for bringing in the new block.

The objective of the replacement is to restore the block which are frequently used and replace the least frequently used blocks.

To track least frequently used blocks cache controller uses a counter:

When new block is brought into cache the counter is made equal to 0 and all other block's counter is incremented by 1. When an existing bock is referred again then the counter is set to 0 and all other block's counter is incremented by 1.

So the frequently used blocks will have least counter value than the others and the block with high counter value is chosen for replacement.

#### Write Buffer with cache

If write through protocol is used the cache block which are written has to be updated immediately to main memory, which consumes lot of write operations and processor should wait.

So as to improve the performance "Write Buffer" is used, the processor places all the write requests to the write buffer and continues with next instruction, these write requests in the write buffer are updated to main memory whenever the read request is not answered.

During read request the contents is first checked in the write buffer as it is the updated value.

When write back protocol is used if processor requests a new block and cache is full then the dirty data of the block chosen for replacement has to be updated to main memory during which processor has to wait. Now the dirty contents are moved to the write buffer and the new block is brought immediately to the cache and the contents of the write buffer is updated later.

### Pre-fetching with cache

When a read miss occurs the requested data has to be brought from main memory during which the processor has to wait (miss penalty).

So to avoid this pre-fetching of the data before the request is done by using special instructions, the pre-fetch instructions are placed into the program by compiler.

The drawback is unnecessary data may be pre-fetched and if cache is full the pre-fetched block may be replaced before it is used.

#### Lock up free cache

When read miss occurs cache gets locked until the requested data is brought from the main memory.

So Lockup free cache is used which allows processor to access cache during miss. This supports multiple outstanding misses.

Module-4. Anthretic Unit Camlin Page Date 111014 Half adder y: Si Ci 0 6 С HA 0 >s; 0 1 ١ O ١ 0 ١ 0 ١ ١ 0 ١ Half adders are used to odd 2-bit binary no.s & produce sum & carry Full adder.  $C_{i=1}$ S; Ci ri-0 ð 0 0 0 Yi Full Si 0 0 ١ O Adder 4-1 0 t 0 0 C 0 1 1 ۱. 0 0 0 ١ Ο 1 0 ( l 0  $\mathcal{O}$ t t ŧ (  $S_1^{\circ} = \alpha_1 \cdot q_1 \cdot \alpha_1 + \alpha_1 \cdot \alpha_1 \alpha_1 \cdot$ arty; A Ci-1 Ni Yi-Si Ci-1  $G = \alpha_i y_i G_{-1} + \alpha_i y_i G_{-1} + \alpha_i y_i G_{-1}$ + 2: 4: 4-1 Xi = = = y; + y: (i-1+ (i-1 xi yi G Ci-1 It uses a bit binary number & a corry (from prev stage) 2 Produces sum & carry. n-bit ripple corry addes: So as to perform n-bit addition n full adders are connected such that the carry from one full addes will propagate to the next.

Scanned by CamScanner

roy Camlin Page Date Yn-1- Xnol X3 21 to XG  $\mathbf{\gamma}$ G53 FA FA FA FA Sn-1 50 n 61+ ripple Carry adder YKAN XKA-1 YKXK X11 × 17-1 Y20-1 X20-1 To Xo l l - - - - - ] CKN <del>Cgn</del> n tit add er n bit addee n-bit adder 10 Skn-1 San-1 Sĸ 12/10/17 Fast adder or Carry Look Ahead Addee The fast adder speed up the generation of carry. This 15 method uses argumented logic to Look at Usedperands gates E determine the cony from the stage to current previous stage . F1 USes two functions i-e Gi R Pr ات عر Gi carry generator P: = Carry propogator  $C_{i+1} = x_i y_i + y_i c_i + x_i c_i$ aiyi + cil xi +y; ć , Gi P1-Citi = Gi + GP: 25 Brel Gi 1 Pi The carry at current stage is high i.e Citi =1 Ś two cases. casel: when Gi=1 i.e. both xi=1 & y;=1 30 a: = 1 or yi= case 2: when GP:=1 i.e Ci=1 and eithe Bit stage Cell & Beel this is unplemented by using

Scanned by CamScanner

	12	Camlin Page Date 1 1
- Tomas and a second	4-bit oddis	
	$C_{1} = G_{0} + P_{0}C_{0}$	
	$G = G_1 + P_1 G_1 = G_1 + P_1 (G_0 + P_1)$	$co) = G_1 + P_1 G_0 + C_0 P_0 P_1$
	$C_3 = G_2 + P_2 C_2 = G_2 + P_2 [G_1 + P_1 G_0 + P_2 G_2 + P_2 G$	(OPOP)]= Go+ P3G1+ P2 P1G0+ C0 PpP1A
and the same service	$S = G_3 + F_3 G_3 = G_3 + F_3 G_2 + F_3 F_3$	GI + P3P2PIGO + 6P0P1P2P3
and define the second of the last		
and the state of the state of the	Multiplication of unsigned no.s	- Laping I. A
No. Manual Inc. 10000	multiplicand Multiplies	13 × 12 = 156
Providence in other sectors	10 x 3 MxR	MB
6	10 N Q	101 X 100
		0000
8		10011100
		1
	1	
3 		
	3	
		(Ontrol
-	0 mp-1 Mo	Ъ
	Ala-million (Start)	
		1001 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 -
	M ~ multiplicant	a an
	Q + multiplies	u 🕸 - Li - Shi - Li
	T T	
	30 C, A C A M	
	Count	
	E countsio	a a state and the state of the
	Stor	

	13-X15	
	10001 × 01111	
6.7	M	
5	10001	
	$C \longrightarrow C \cap C \cap C$	
		ount = 5
Add	0	
Shift 10	0 0 01001 01111	
- Add	0 01000 10111	count = 4
Shift	0 11001 10111	
664		count: 3
Shift		
Add. 15	110	Count = 2
Shift		4
Shift		Count = 1
	34×5 Product.	
20	20 1000 db x 000101	
	M	
	1000010	2 -1
	C A D	
	$ c  \rightarrow 000000 \rightarrow 000001$	
A-dd . 25	25 0 100010	Count = 1
shift	0 010001 000101	
Shift	0 000010	count=5
PP4	0 1010010	count: 4
shift	0 010101 010001	
Shift 30		count = 3
shift	0 000100 101000 0	count=2
Shift	0 00000 10100	
		roduct.

				Camlin Page	
	8421			Date / /	
-	Q X 12	· · · · · ·			
	1001 X	1100			
	M				
	1001				
5	С	A	Q.	3	
· · ·	0-	-> 0000	-> (100	count = 4.	
chift	0	0000	0110	count = 3.	
shift	0	0 0 0 0	0011	count = 2	
Add	٥	1001	0011		
Shift 10	D	0100	1001	Count = 1	
Add .	O	1101	1001	N	
shift.	D	0110	1100	roduct.	
					Gp
/	Addition /	subtraction Logi	c unit:	× Y	Z
1:	5	U Yo	-1 71 76	00	0
		Xn-1 X, Xo		0 1	1
	and the second	· · · · ·	Z YY	10	]
			6 0	- Co + 1 / 1 / 1 / 1	0
	and albert to	- Ch < / n-61+ 0	ddr /		<u> </u>
	20	Ţ	[ ]	and the Ger	
	20		51 38	and the second	
	N-61	+ adder ciscuit ca	n be used i	to perform	
	2'5 0	molement addition	l also	subtraction.	
	> DUNDO	add operation	[X+Y] cont	rol $C_0 = 0$ so	y is
- 252	25 not wh	polemented hence	n-bit adder	performs X+ )	1
_	> During	Subtraction [)	$(-Y]$ $C_0 = 1$	so Y is com	plemented
	and 1	is added to	LSB OF CE	emplemented y	to
	obtain	2's complet	ment. So p	performs X-Y.	
				2 N	
	30			81 8 F A 1 1 2	

82168421 110000 Camlin Page Date 26/10 Multiplication of signed 10.5. 117 Booth's Algorithm. It is a powerful algorithm for signed multiplication the multiplier It works by seconding right to left Bi Bi-1 consider from right to left Recoded Bit 0 ← 0. le LBB to MS 0 +1 0 1 -1 <---1 51 7 0 0 1 1 Steps in Booth's algorithm. Add O at MSB For both multiplier and multiplicand compute 2's complement of both multiplier and multipli--cand separately. 3.15 If the multiplicand or multiplies is positive then use BCD If either multiplier or multiplicand is negative then use 4. 2's complement. Recode the multiplier by considering an additional 5 20 O at LSB. Q; is Q then substitute zero's in partial product G. It and extend O's for rest of bits If 9; is 1 substitute multiplicand and sign and 7with the ms B If Qi is -1 substitute a's complement of multiplicate 8 25 and extend by MSB. 10 7 - 5 - = - 50 -Ex: Q. M 1> Add 0 in MSB. z 10 5 01010 00101 10101 95 11010 1S 10110 =-10 æ 11011 =-5 93

	S P S a	1	- 1 + 1 + 1 =
			Camlin Page
			Date / /
	$10 \times -5$	· · · · · ·	to the state of
	01010 × 11011 0		
		3	81
	01010 × 0-1+10-1	to le	3 1 8 6 1 C
5			1 01101 7
	000000000		
	00001010	1:01	1511101
	1110110	S	0
negte	100000000	j <sup>1</sup>	× 81-
10	1 1 1 1 0 0 1 1 1 0	1. 1. 1. 1. 1. 1.	3 1 1 3 1
	-32 × 8.	1 C.2 (	511151
	32	8	9
	010000	0001000	
15	1'S 1011111 15	1110111	
	+ 1 4		-
	2'S 1100000 =-32 2's	111100 0	= - 8 ·
			at all the
	-32 × 8	·	
20	1100000 × 000100		
	1100000 ×001-100	0	26 × 284
	0000000000000000		
	000000000000		2 Z
	000000000000		11011
25	00000100000		100000 -2
	1111100000		4
	00000000	1	0 3 1 5 5 8 8
	000000000		
	111110000000		
			1950 F

Camlin Page Date 55x - 55 -18 ×-19 K 18 19 010010 010011 S 101101 15 101100 + 1 ۱ + = 10110 1011 = -19 - 18 -18 × -19 101110 × 101101 0 10 -1 -> BLD 101110 x-110-11-1 0000010010 22 0 0 0 0 0 0 0 0 00 15 0000000 00 1 1 21 0 10 1 1 10 1 20 SE 00,1001,0, 10 0001010100 20 55 x - 55 +55 X-55 110111 × 001001 0 55 110111 × 01-10-1-1 110111 00000000000 001000 45 00000001001 25 0 0 0 0 0 0 0 0 0 0 1 + 2'5 0 0 0 0 0 0 0 0 0 001001 -55 1 0111 (1)0000000000 111 1101001 1 30

					Camlin Page Date 30/10 /17
	Toteau	División	( we red	to all b	
	-> Restoring	division		to get o	quotient)
		(	1		2
	Ar	An-1	Åo K	- Bn-1	Ro
5	1		4.0	i T t i	
	- bit K=			and a second second	
	E <			1626.	(option)
	>>01				Signal
		[ <sup>11</sup> ]	· _ /		
10				1.0	2 - 2 - <b>3</b> -
	0 Mm	Mo	-	1-1	
		tr.		1.200	ra-A
			(Start.)	o, 10 o	
	1	12.2		0100	Firs 9
15			Ato	· 0 1	27 - 13
		4	a + Dividend	d 11 . 4	
		G 10	meninison	. 3100	12, AP
			necount	10116	
		<u> </u>		18.020	
20		Shi	FL left A, C	g by 1 bit	
				2 2022	als all and the second
2 1/2	ing chief an a str		A=A-M	1 way be	editions et al
<u></u> 21	1. 1.26-1.1545	the trade	100 10 200	NA BOND	A MARIANS
6	1200 AL 3041 13	No	/il	les	de emericano
25	1 47 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	21 210-	A=1/	-	1 incoment it to
				ALEN T	States and the
1. 18 1	a transie min or	91=1	Con D proc	N= A+M	auntinat 11/2
				10.000	S. octaville fr
	and water of	painage			wooda i
30	ster-setter	100 and 12	t i	and the second sec	and Ball and the
	P. OST A	405	Hounizi	taken front of the second	
1	the total Acception	ð.		<u> </u>	at the base
	territa antica	and the second	(stop)	Stephen Qu	
and the second					

Μ. M Q 00011 3 10 -Q 17 15 11100 Δ 1010 00000 010 11101 00001 Shift. 11101 n = H. A-M 0100 1110 ,00011 A+M. n=300001 100 [ 00010 10 Shift. 11100 A-m 1000 11111 60011 A+M. 00010 n=2 000 00101 shift 11101 A-M 0001 00010 Del 001 [] 00100 Shift 11101 A-m 00001 0011 120 > Initially divisor is loaded to M, dividend is loaded to g A is intralized to 0 and count is initialised to n + REQUESTER A and N+1 bibs where the MSB are M sign represents the is is positive . If sign bit is O 1tis negative After division register q will contain quotient and t Will contain semander. pivisión is performed by substracting divisor from 2's complement anthrnetic 30 dividend using if substraction youlds 0 at msb g A then qu is node equal to 1 else qi will be equal to zero and dividend will diason restored be by adding back

Scanned by CamScanner

			Camlin Page
NI (82-1)			Date / /
	Stuge A & Q	is shifted left	One bit
12-2			
am	٨		Μ.
( · · · ·	00000		00010
		<b>\$</b> 1100	15 1110 1
Shift	0000	1. C.	+ 1
n-m		100	
			N=4
0.400		1000 000	
HTU	00010		
	00001000	6 1.6 Q 6	11.42
		11311	$\gamma - \beta$
Shift.	00011	000	u=3
A-M	11100	0100	MAR
	00001	0001,1000	
Shift	00010	001 00000	h=2 Aliga
A-m	11110	1011	K4-0
	00000	0011	
		10100	NA - A
shift	00000	011 1 20	n = 1
A-M	11110		
	11110 000	0110,000	t trade
Atm	01000	1.1.1	M4 G
	00000		
1. 2.5			
A.1		- 1 K 2	1. YOT 201
M	->n bits		
Ð	, A -> noi bite	3	
0			5. 5
side of the second			R 1 0 - 8 1

				Date / /
	a m			M
<u>=7</u>	8:0	No. that hather	0	0010
		A	[1000]	45 110
	1.05	00000		
<u>C</u>		40 1		
5	Shitt	00001	000	11011
l.	H-11)	110 11		<u>n=4</u> .
	0.104	11100	0000	
	H+171.	00101	61111	
		00001	: I tak	
1(	0		<u></u>	
	Shift	0000	000	
	F-M	11011		
		0001010000	0000	
	P+M	00101		
	15	0001.000	10050	
	Shitt A-M	00/00	000	19.00
	1 )-1-(		01/11	1
	A+M		0000	<b>U</b> = 7
	20	00100		
	Shift			0
	D-M		000	
	25	00011		0=1 0160
		R	9	
	Non -	restoring division		
			E D	
			1 1 2 3 7	
	30 (2)	The second		D Z P P
	0			
		FØZE Z	5 10	Y Y Y
			E OTZ	

Scanned by CamScanner

	in last	step if r	nsp is 1	then	perform				
	One more step A+M [Camlin] Page								
					Da	ate 2/11/1	7		
	15/4	A-	0100	ه		M	2		
		00000		1111		001	00 +4		
A A A			Same Mary		21	110	1)		
4 9bill	r	00001			n=4.	. +	1		
D-M		11100				111	00 -4.		
<u> </u>		11101		1110		e =			
1	51				(				
Shift	-	11011		110	n= 3				
A+M	*	00100	Q .						
10	1	11111		1100	- · ·				
		- AD			5 5-2				
Shite		1111		100					
Atr		00100							
		00011		1001	· · · · ·				
[ 1!	5	24 -	14						
shift		00111		001	<u>ا ج ل</u>				
A-M		11100	1		Sec. 1. 1.				
		00011		0011					
		R	81	ES -	1100	~			
2	20						10		
	8/3.	A	100			0.1			
1		00	000						
Shift		00001		000	× / × ~ `	+			
A-m	) 	11101		00	000	2			
	25	11110	31	0		0 - 3			
Shift.	Surge C	11100							
	the strange		<u></u>	0	000	- D			
Shift									
A+M				0001					
	0	0001		, N	10	2			
Shift		00010		0	01 [].	N=1.	an ann an far ra an Darit an Language Salar an Sa		
A-1		11101			010	ç.			
							4		

	1. EL			Ø	Date /	1
	R.A.M.	· · · · · · · · · · · · · · · · · · ·	Te	0101		
÷	Atro	00011	, 1	8	10	
		00000	13	NITTY ,		
		R			4 1	
5				3 2		
	13/5		A		8	M
			00000	+1	01	00101
		6		110	9 C [	11010
shift.		00001		101	n=4	+ 1
A-M	0	11011	L	j		11011
		11100	$\rightarrow$	10100		
			The second	- 12	0.11	
Shift.		1.1001		VICAD T	3	
Atro	_	11011			0 0 0	
	15	1010(	) -			
					1.7.5	
Shift		01000		0000	D=2	k
A-M		110,1,1	11231			
		000 🖣 🖗	$\rightarrow$	1000		
	20			7		
Shift	1	00000	6,2	001	DEL	
A-M	100 <mark>-4</mark>	11011	2.2.1	120 101		
		00010		0011	1444	
						-
	25 BOOH	the algorith	no with e	sit pair rec	odina	
	7 To	reduce no.	g steps i	D poultiplic	tion 2	consistive
	tits	ore pair	ed togthe	r to recod	<u>, 2000</u>	Conseque
	1.513		V.		e the mi	altiplier In-
		<b>b</b> i ·bi-1	51-2			
	30	0 0	$o \rightarrow c$	0	1.00	-> 2
		0 0	$1 \rightarrow 1$		1 0 1	
		0 1	$0 \rightarrow 1$	1.1.2.5 ( <u>1</u> .1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.	1 1 0	
		0 <u>\</u>	$1 \rightarrow 2$		I L	-> 0
Mar and a start of the start of						in the second second
Camlin Page Date multiplication is performed by using result or bit pair such that bitpair postal product. O add o's to partial product 1 0 add multiplicant to P.P & Sign extend -1 add 2's complement q M to p.p & signextent 2 add M toith 0 at LSB to p.p.E. Sign add 2'S c of M to with 0 at LSB -2 to p.p & sign extend. MOTE 1) always use 5 or more bits to M & Q 2) consider an implied zero at LSB before recoding 3) Sign extend the multiplier by 1 bit (M) at MSB befor recoding 4) After every step , shift P.P by 2-bits 1> 13x-6 M Q (+6 00 110 +13 01101 10010 1001 + 20 1-6 11010 -13 10011 01101 × 1110100 regode: 01101 x 0-1-2 \$ \$ \$ \$ \$ \$ 0 0 \$ 1 × × 1 00 0 0 0 0 X X X X 0000011010 0100110010 30

	Care / /
2	-8x-8 11000×1110000
	05-0 × 00011 900197
	48 01000 00000000
5	
5	+ 1000000XXXX
	-8 1 1 0 0 0 0 1 1 8-
Ar Son B	
HILLE	
37	-15×3.
10	m
	+15 01111 +3 .00011
	10000 -11100
	+ 1 + Walking and
	-15 10001 -3 11101
15	
	10001 X000011 0
<u> </u>	10001 × 0 +1 -1
	0000001111
20	11110 001XX
	00000 X X X X
1.5	25 X = 18
~~~	- 28 / 10 1100111 × 11101110
~	$\frac{10011001}{10010010} = \frac{10010010}{1001010} = \frac{1001010}{1001010}$
168	010011000000000000000000000000000000000
Sec. 1	-18/101110, 000000001100/1×XX
30	0000111000010
	$x \rightarrow -2^{6-1}$ to $+2^{6-1}$
	fate odd no. 7 bits
Desce in the	

	Later and the state of the second state of the
	MODULE 5
	BASIC PROCESSING UNIT
20	bergenen het soll en
	single bus prchitecture
	A stand of the sta
	PC K Instruction de codes E control logic
- non i-	media
25	IR
na -Asi	$\leftrightarrow$ more $\Leftrightarrow$ $R_{o.}$
0-	$eelect 4$ $\gamma \leftrightarrow \rho_1$
in the second	
30	A B FO-1
	2 K temp

Camlin Page Date 1 1

to execute a program processor fetetes instruction & perform specified operations using PC & IR. Foll 3 steps are involved in execution of instruction 1) Fetch the instruction from the memory using oddress specified in PC & storeit in 1R e) Increment PC to point to next instruction. PC=PC+A 3) perform the operation specified in the instruction. Above figure shows organisation & processor connected using single bus > mak is connected to address bus & internal processor by - MDR is connected to databus & internal processor bus - Registers Ro till RA-1 are GPRS are connected to process but > Regists Y, Z, temp are temperary registers isput to > mux selects eithery Y or value 4 as open and to A OF ALU - IR holds current instruction to be executed. - instruction decoder generates control signals to perform desired operations - instruction concernation can be performed by one or more of foll operations 1> Register transfer - transfer contents of register to another register or ALU LA ALU execution - perform anthemetic or logical gara-- tion & store result in Z Lifetch data or instruction - Actub contents of the specified memory location & load in into a register using L'istore data - store data prom registre to gravified memory location.

Camlin Page Date / / Register Jransfer: Each Register will bare 2 control signals Rin & Gout when Rigs=1 load value into register, when Riout = 1 sead value from register Rin Ri lique X MOV RI, R2  $[R_1] \rightarrow R_2$ 10 RIDUIT, R2in HALV crecution: ADD RI, RZ R3 SUB R3, R4 [R]+[R]) -)R3. PR37-FR47→R4 0 RIGHT, Yin Rzout, Yin 15 RLOUT, Select Y @ Roout, Select & Caborak ADD ; Zin SUB, Zin  $(\mathfrak{B})$ Zout, Rgin (h) Zout, Ryin. 20 La Fetch instruction : fetching a word from monory & MARin storing it 63 / 2 m 1X7 - Procesor 🖌 T MAR memory MARDULE 25 LD MDRin ST MDRINE X MDR × X 30 ST MDPout MDRaut E LD

Commin Page Date 9/11/14

MAR register has a control signals. MARIN used to specify address to be read or written from memory byproces MAROUTE used to spritting by menony to read spritting address by the processor. Both central signals are used during load & store operations. MDR has 4 central signals MDR in used to write one was data into MDR by processor, MDRoute used by menu to read one word of data in MDR. These a central signal are used during Store operation More used by memory to write I word datainto MDR. MDRout used by process to read I word g date from MDR. These 2 central signals are used during load operation. MFC. : It is a control signal used to sepresent the completion of memory read or write operation. Load & store operations. MOV (R1), R2 20 ST Ra (R3) RIBUL, MARIN, Read. R2 Out, MDRin MDRIDE, WMFC Rzout, MARin MorRout, R2in posite. 1. 25 ADD (R3), R4. 1) Fetch instruction 8) Decode instruction 3) Fetch operand 4) Execute instruction 5) store result.

		Camlin Part
		Date / Service and the service
	PCout, MARio, read	an an institution of the advances of the second
	MADER. Select 4, ADD, Zin 4 Fetch inst	a second and a second second and a second
	Zout, PCin, Yin	
	MORINE, WMFC	na na serie na na serie da serie da serie na serie de se
<u>k</u>	5 MpRout, IR:0. → decode	nan daga kan na kang kan nandon kan kang kan dagi kang kan dapaté na kang kang kan kang kan kan kang kan kan ka
	Rzout, MARin, read	
	MDRAME, WMFC Fetch operand	En
	mor out, Yin	
	RADUE, Select Y, ADD, Zin. (Exec	ute instruction
10	2 Zout, Rain	
	The incremented PC content in Z is	placed into PC
	E also into register Y. If the correct	is a branch
	the branching will be done based	on Pc relative
15	5 addressing mode i.e. the effective	address is calculated
	by adding offset to PC.	
		100
<u>2</u> .	ADD R2, R3.	Received Co. A
$\rightarrow$	Pcout, MARin, read	
20	, Select 4, ADD, Zin Fitch inst	
	Zout, Pcin, Vin	
	EMDRINE, WMFC.	Yan di satisi Arrig
$\rightarrow$	MDRout, IRin 3 decode	<ul> <li>age Stress</li> </ul>
->	Report, Yin	i pi a p
25	Rzout, Select Y, ADD, Zin Corrute i	nst N
	Zout Rzin	
	and the second state of the second states	
3.	MULE (R), R. R. JOUL (10)	0.57
->	Robut MARin read	
30	MDP:- E WIDEC	
	MDP	
	Poout Scleet V Main 7	
	Tour Dur	
	put, KAM	
		•

Date 1 1 H) SUB R, (R) PCOUL, MARio read Slect H, ADD, Tin Tout, PCip, Vin wmfc MDROUT, IRin Robout, MARio read wonfc RIDUL, Yin MDR out, Select Y, SUB, Zin, Tout, MDR in Pour, marin write 5) MUL (Rg), (RH) PCOULT MARin, read Select 4, ADD, Zin 15 Zourt, Prin, Vin WMFC MDROUT IR in Rgout, MARin, read WMFC fyout, mDRout, yin, marin, read wMFC MDRout, Sdect 4, MUL Zing 2014 20 Tout, MDRin, Ryout, MARin white ADD 4(Ro), RI 6) PCout, MARin, read. Select H, Add, Zin Tout , PCip, Yin WMFC mpRout, Ikin, Roow, Select H, ADD, Zin Lout, MARin rad WMFC MDRout yin Riout, Select 4, APD Zin 30 Lout, Ris

Sugar man		
		Camlin Page
	17 ADP -(Ro), RI	Date / /
	Pcout, MARIO, read.	. Martin - Martin Martin
	select 4, ADD, Zin	
	20ut, PCin, Yin	
	WMFC	
	5 MOR out, IRUD	
	Roout Scleer 4, Sub 7in	
A	Zout, MARin, read WMFC	
	MDRout, 4in	
	Riout, Select Y, ADD Zin	
	· Zout, Rin	
	and the second of the second o	
	1999 C. There March & Self	
1	5 Start Br	
	and the Card in Americantly	
	A A A A A A A A A A A A A A A A A A A	Stranding and the second
- Andrea	the second s	
20	10 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	14
	PCOUL, MARIN, read	the defendance of
	Scelect 4, ADD, Zin	
	Zout - Pain, Yin	Add a total
	WMFC	Contract Light Contract of
25	MDRout JRin	ante, encontra con sera
	Robert , Select 4, Sub, Zin, Roin	and a manifest of the
	Tout, MARia	
- Charlin	and the second car and and and and a second card a second se	Ş
	a contractor dell'anti andi anti anti anti	
30	A character water and the second and the second second	S. S. Martin S. S. S.

and the second s		
		Camlin Page
		Date / /
	$\rightarrow$ SUB (R)+ R	
	PCout OPPin rad	
	Sclect 4, ADD	
	Zout, PCio, Yin	
	5 WMFC	and the second state
	MDRout IRip	Contraction of the second states of the second
	Robut, MARio, Read, select 4.	ntaliana data a
	ADD Tin, Toul, Bain WMFC	nd sanking
	MDRout, Yin, Ribut Select 4 Select 4 Select 4	proportion track
	10 Yout, Rico	and a tost of
**	Branching instructions,	
	2000 Mor Ro, RI 100P D	036 5013
	2004 ADD - 20	040
	15 2008 8000	) 4 H
	a016	
	2020 BR LOOP	
	2024	- 10
		- 12.
	20 PCALE MARIE ROOM	
- 2	Selecty, ADD Tip	
-> 3	2024 2024 Zout Pris Yin	A A A A A A A A A A A A A A A A A A A
	WODEC , MA	Oliver and Provide
-14		i and a state of the
-1	(D) OBSALL TO TO	
	Print Print, Select Y, ADD, Zio	a series of the state of the
- 6	Lout, FLin	L. M. M. M. Margara
		Construction of the second
	Branch instruction replaces contents	O PC with other
	target address, which is obtained	by a dith Granch
30	updated / incremented content of PC. c	ter adding alget were
	instruction, incrementing PC; the inc	and in 3 - fetch
-1	also placed in register 4.	mented PC center o
Sec. 3		

Scanned by CamScanner

		Camlin Page Date 1 1
		Step 5: offset is added with Y ushich (ODLains interested)
	- Contraction -	PC value to get the branch tagget address
		step 6: The target address is placed on to PC.
	- ehren	And in construction with the foundation of the second se
	5	PCI LPerpheral component Interconnect] Bus.
÷ .		It supports the functions found on a processor tus but in
	~	a Standardized format that is independent of any porticular
		processor Devices connected to PCI trus appear to processor as if
		they use connected directly to processor bus.
	DOTA [mg	Difer :- Data is transferred between cache & main memory
		is bursts of several words each; The words involved in such a
		transfer are stored at successive memory locations.
		when processor requests a read operation from main monory,
	15	the memory responds by sending a sequence of dato words
	10	During Wolffragation a process and by a second and by a second
		the sequence of clara words to be written in successive
		memory locations of that address.
		A read or write operation involving single word is a
	20	burst of length one
		BUS Supports 3 address spaces: memory, 3/0 & configuration
	-	Ilo address space is intended for use with processor
		such as Pentium; configuration space is intended to give
		PCI its plug & play capability. A bit commond that
	25	accompanies address identifies which of a spaces are bring
		used
	21,22 23	Pa bridge provides separate correction [Host]
		for mais memory RI brige - Maismensy
th-		Masta maintains address PCE bus
ing-	30	information on this until data Init logit lement
0_	allos	transfer is complete. This is wisk winking white
	20	not compulsory address is needed
_		Long enough for slove to be selected
1	and the second states of the	

Date / internal The slove can store address in its buffer. The result is significant reduction in cost bus At any given time only one device is moster. Il con intote data manfers by issuing read and write commands. Dimoster is called initiator in PCI tominology. The addressed device that respons to read & write commands is called a Target Pata transfer sprals on PCS are CLK, FRAME#, AD, C/BE#, IRDY#, TROY#, DEVSEL #, IDSEL# #:- asserted usen in the law voltage state Consider o bus transaction in which processor reads 32-bit words from memory. In this case, initiator is processor, target is memory. A complete transfer operation on tus, involving an address e. a burst of data, is called Transaction. All signal transitions trigger at raising edge g In clocks processor asserts FRAME#, to indicate ligining of transaction sends address on AD lines & command on Clee # lines. command will indicate that read operation is requested CLOCK 2 Turos the AD bus lines around, address is report & drivers are discoported from AD lipes. sciented tranget crables drives & fetches required data Clock 3 initiator asserts IRDY# to indicate it is ready to receive data. If target has data ready TR DYH isasserted. FRAME # is negated during dock 5 Indock 6 DEVSEL# is regard. (dig TB pg 264)

Camlin Page SCSI Small compuler system Interface] Date 1 Davies conducted to SUSI bus are not gont of address space of processor in some way as devices connected to processor tus It is connected to processor bus through scal controller which uses one for data transfer. s controller connected to SCSI bus is of a types - with ator or a target An initiator has ability selfed particular traget E to send commands specifying operation to be performed. Controller on processon side, such as SCSI controller must be able to operate as an initiator DESK controller operates as a taget. It cames out command it reveives from initiator. There is a logical connection with intended target. Data transfers on SCSI bus are always controlled by target controller. To send a command to target, initiator requests control q bus jafter winning arbitration; selects controller it wants to communicate with & controller stants data transfer. Processor sends command to SCSI controller, then 17 SCSI controller (as initiator) contends for control of bus. After winning arbitration, torget controller is selected & banded over to bus. 3 target starts of poperation; initiator requests read operation 4> longet sends a may saying it will temporarily suspend connection with initiator. 57 It rods clota stored & stores in butter. 5> contents are transferred to initiator & connection is established. 12 Target wontroller sends command to disk drive to perform another sek operation 8) Initiator reactives and stores data in minnemory (using una) 9> SCSI controller sends interrupt to processor sorring request operation is completed.

Date All signal names are preceded by - indicating that it is active in low-voltage state. No address line; data libes one used to identify bus controllers. It is possible to have more that one address on bus at some time. function. Name Cangozy -DB(0) to -DB(7) DQta lines: (amry one bit of into during into trong E identify device using arbitration, Selection f Data repetection process. 10 Ramty bit for data bus. -DB(P) Busy: Assented when bus is not free - BSY - phase Selection: Assorted during selection exercition - SEL control/porta: Asserted During transfer of control - 0/10 Info. type information message: indicates that into being transfered is a - msg message. Request: Assented by target to request a Handshake - REQ data tranfer cycle. Acknowledge: Asserted by indicator when it -ACK 20 has completed data transfer operation Input/output: Asserted to indicate any operation -1/0 Direction 9 Attention: Asserted by indicator when it wishes -ATN other to send a message to a target 25 Reset: causes all device controls to - RST disconnect from trus & assume their startup state. 30

USB Camfin Page Date 1 The structure with split bus operation 0) USB is a social bus that satifies how cost & flexibility requirement. It accomposates a large no. of dences that can be added or removed at any time. It follows a tree structure. Each node q tree has a device called hub. At The soot q tree stoot hub connects ontite thee of host computer; leaves on Ilodevice UB operates on basis q polling a device & may send mag only in response to a pollmag from host Hence upstream mags do not encounter conflits or interface with each other. Devices operate either in low speed or full speed. 10 HubA is connected to Root hub by a high Hosi Computer Root speed link This hub Aserve & one high speed Nub device C & low speed device. A msg to Device D can be sent at tow speed from HUB (406) B FLS not huto; for this duration no other Device DENCE data transfer take place. The USB protocols require that a prog transmitted on highspeed (Signal) line is transmitted at high speed even when ultimate receiver is low speed device. Hence a msg for 20 device & can be sent at highspeed from root hub to hub A then forwarded at low speed to device D. Soft/w Purpose q USB (protocols) is to provide bidirectional communication links blue app slue & Ilo devices These links are called pipes. 25

Computer systems are used in a numerous of applications; therefore, they come in a variety of organizations, sizes, and capabilities. The important factors considered for any application is performance, reliability, and cost.

Microprocessors are now commonly used in cameras, cell phones, kitchen appliances, cars, and many toys. Low cost and high reliability, small size and low power consumption are key importance in such applications.

Microprocessor chips that include I/O interfaces and some memory are called as *micro controllers*.

A physical system that employs computer control for a specific purpose, rather than for general-purpose computation, is referred to as an *embedded system*.

#### EXAMPLES OF EMBEDDED SYSTEMS

#### I. Microwave Oven

Microwave oven is based on a magnetron power unit that generates microwaves used to heat food.

When turned on, the magnetron generates its maximum power output. The power level and the total heating time can be controlled based on user's cooking options.

#### The specification for a microwave oven

- 1. Cooking options
  - a) Manual selection of the power level and cooking time
  - b) Manually selected sequence of cooking steps
  - c) Automatic selection cooking steps, power level & time based on user specified type of food and the weight of the food.
  - d) Automatic defrosting of meat by specifying weight
- 2. Output display of Oven:
  - a) Time of day clock
  - b) Decrementing clock timer while cooking
  - c) Information messages to fee user
- 3. An audio alert signal beep tone to indicate fee end of a cooking
- 4. An exhaust fan and oven light
- 5. A door interlock -magnetron off if the Oven door is open
- 6. The input/output capability
  - a) Input keys that comprise the number pad 0 to 9 and function keys such as Reset, Start, Stop, Power Level, Auto Defrost, Auto Cooking, Clock Set, and Fan Control.
  - b) Visual output in the form of a LCD.
  - c) A small speaker feat produces fee beep tone.



Figure 9.1 A block diagram of a microwave oven.

#### Implementation:

The controller for a microwave oven can be implemented by a small microprocessor based computer unit.

The computational tasks include:

- Maintain time of day clock
- Determining the actions needed in the various cooking options
- Control signals generation to turn on or off magnetron and fan
- Displaying information.

The program for controlling oven must be stored in a ROM

Oven also need RAM to store user specified data & computation

A simple processor with small ROM and RAM units and parallel I/O on a single VLSI chip is sufficient to implement the controller of oven in a cost effective way.

#### II. DIGITAL CAMERA

Digital camera, contains array of optical sensors for capturing images. These sensors are based on photodiodes which convert light into electrical charge. Two different types of sensors are used:

- Charge-Coupled Devices (CCDs)
- Sensors based on CMOS technology



Figure 9.2 A simplified block diagram of a digital camera.

Each sensor generates a charge that corresponds to one pixel, number of pixels determines the quality of picture.

The charge is an analog which is converted into a digital using A/D conversion circuits.

In digital image the color and intensity of each pixel is represented by a number of bits.

The camera controller contains a processor, memory (both RAM and EEPROM), and set of interface circuits to connect to other parts of the system.

The processor obtain raw image from the A/D circuits and generate images in standard formats such as TIFF, JPEG etc.

A captured image can be displayed on LCD screen in the camera and are stored in a larger flash storages.

PCI or USB interfaces are used to transfer the images to a computer or a printer.

The camera controller generates signals to control the operation of the motor and the flash unit.

A digital camera requires more powerful processor with less power consumption to perform complex signal processing functions.

#### **PROCESSORS FOR EMBEDDED APPLICATONS**

A chip that contains a processor, some memory, and I/O interface circuitry useful in embedded applications is called as **embedded processor**. As they perform important control functions are also known as **microcontroller chips**.



Figure 9.3 A block diagram of an embedded processor.

The main parts are:

- Processor core
- RAM to hold the data during computations
- ROM to hold the software of embedded system
- Storage are EEPROM and Flash memory
- I/O ports to provided for both parallel and serial interfaces
- Timer circuit to generate control signals
- AID and D/A conversion circuits

Some of the commercially available embedded processor chips: CISC-type processor cores

• Motorola's 68HC11, 683xx and MCF5xxx families, Intel's 8051 and MCS-96family

RISC-type processor

• ARM microcontrollers

#### A SIMPLE MICROCONTROLLER



Figure 9.4 An example microcontroller.

Figure 9.4 shows the block diagram of simple microcontroller which contains:

- Processor core
- on-chip memory
- processor bus connections on the chip to connect to external memory
- two 8-bit parallel interfaces, called A and B
- one serial interface
- 32-bit counter/timer circuit to generate internal interrupts and serve as a system

watch

#### PARALLEL I/O PORTS

A and B ports can be used as either inputs or outputs Figure 9.5 illustrates the bidirectional control for one bit in Port A.

Port pin PAi is treated as an input if the data direction flip-flop contains 0. In this case Read\_port signal is placed on port and data onto the data line Di of the processor bus and processor reads the data on the pins.

The port pin PAi serves as an output if the data direction flip-flop is set to 1. In this case, the data is loaded into the data output flip-flop and Write Port signal, is placed on the pin.



Figure 9.5 Access to one bit in Port A in Figure 9.4.

Figure 9.6 shows the eight 8-bit registers used for data transfer operations on ports A and B and addresses assigned to these registers.



Figure 9.6 Parallel interface registers.

The status register, PSTAT, contains the status flags

The PASIN flag is set to 1 when there is new data on the pins of port A. 0 when the processor accepts the data

The PASOUT flag is set to 1 when the data in register PAOUT are transferred to the connected device and now processor can load new data into PAOUT. It is 0 when the processor writes data into PAOUT.

The flags PBSIN and PBSOUT perform the same function for port B

The status register also contains four interrupt flags.

If IAIN= 1 then interrupt is enabled and the corresponding I/O action takes place. The interrupt enable bits are held in PCONT.

A single interrupt request signal is used. The processor must examine the interrupt flags to determine the actual source of the request.

Information in the status and control registers is used for controlling the data transfers to and from the devices connected to ports A and B.

When the device places data on portA, CAIN is set to 1 it sets the PASIN to 1 after processor reads data 0 PASIN.

For an output transfer, the processor writes the data into the PAOUT which makes PASOUT bit to 0 and sends signal to CAOUT. When the device takes data, sets PASOUT to 1.

## SERIAL I/O INTERFACE

The serial interface provides the UART (Universal Asynchronous Receiver Transmitter) to transfer data Figure 4.37. Double buffering is used in both transmit and receive paths, Figure 9.7. Figure 9.8 shows the addressable registers of the serial interface.

Input data are read from the 8-bit Receive buffer, and output data loaded into the 8bit Transmit buffer. The status register, SSTAT, provides status of receive and transmit units.

SSTAT0 is set to 1 when there is data in the receive buffer.

SSTAT1 is set to 1 when the transmit buffer is empty and can be loaded with new data. Interrupt flags:

- SSTAT2 is set to 1 if an error occurs during the receive process.
- SSTAT4 is set to 1 when the receive buffer is full.
- SSTAT5 is set to 1 when the transmit buffer is empty

SCONT, is used to hold the interrupt enable bits which can enable or disable corresponding interrupts.

DIV 32-bit register divides the system clock signal to generate the serial transmission clock.

Computer Organization-Embedded System





Figure 9.8 Serial interface registers.



Figure 9.9 Counter/Timer registers.

#### **COOUNTER/TIMER**

A 32-bit down-counter circuit is used as counter or a timer.

The circuit loads starting value into the counter, and then decrement the counter by using internal system clock or an external clock signal then raise an interrupt when the counter reach zero.

The counter registers:

- CNTM loaded with an initial value then transferred into the counter circuit.
- CTCON specify the operating mode of the counter/timer circuit.
- CTSTAT, reflects the state of the circuit.

#### **Counter Mode**

The counter mode is selected by setting CTCON7 to 0. The starting value is loaded into the counter by writing it into register CNTM.

The counting process begins when bit CTCON0 is set to 1 by a program instruction then the CTCON0 bit is cleared to 0.

The counter is decremented by pulses on the Counter\_in line. Upon reaching 0, the counter circuit sets the status flag CTSTAT0 to 1, and will raise an interrupt.

The counting process is stopped by setting CTCON1 to 1.

#### Timer Mode

The timer mode is selected by setting CTCON7 to 1. This mode is suitable for generating a square-wave signal on the output line Timer\_out.

The counting process begins when bit CTCON0 is set to 1 by a program instruction then the CTCON0 bit is cleared to 0.

As the counter counts down, the value on the output line is held constant. Upon reaching zero, the counter is reloaded automatically with the starting value, and the output signal on the line is inverted.

## INTERRUPT CONTROL MECHANISM

The microcontroller has two interrupt request lines, IRQ and XRQ. The IRQ for I/O interfaces within the microcontroller and XRQ for interrupts raised by external devices.

When IRQ line is active the processor polls to determine the sourceof the interrupt request by examining PSTAT, SSTAT and CTSTAT.

PSR, has two bits for enabling interrupts. The IRQ interrupts are enabled if PSR6 = 1, and the XRQ interrupts are enabled if PSR7 = 1.

A vectored interrupt scheme is used, with the vectors for IRQ and XRQ each vector contains the address of the corresponding interrupt service routine.

During interrupt request in addition to saving the return address in LR, the contents of the processor status register, PSR, are saved in a processor register IPSR.

# **Computer Organization**

# Module 1

- 1. Explain the **basic functional units** of computer
- **2.** Explain the **basic operational concept** with a neat diagram and demonstrate with an example how fetch and execute sequence occurs.

### OR

Draw and explain the connection between memory and processor with the respective registers.

- 3. Explain the methods to improve performance of computer.(Basic Performance Equation, SPEC rating, clock rate, pipeline, CISC & RISC).
- 1. Explain clearly SPEC rating and its significance. Assuming that the reference computer is ultra SPARCIO work station with 300 MHz ultra SPARC processor. A company has to purchase 1000 new computers hence ordered testing of new computer with SPEC 2000.Following observations were made

Programs	Runtime on reference computer Runtime in new computer	
1	50 Minutes	5 Minutes
2	75 Minutes	4 Minutes
3	60 Minutes	6 Minutes
4	30 Minutes	3 Minutes

- 1. Explain the following
  - a. Memory Location and addressing using Big endian and little endian
  - b. Overflow & Conditional codes
- 2. Explain the 3 ways of number representation for both signed and unsigned numbers in detail with examples. Also show how addition and Subtraction is performed.
- 3. Perform the following operations on the 5-bit signed numbers using 2's complement representation system. Also indicate whether overflow has occurred
  - i) (-10) + (-13) ii) (10) (+4) iii) (-3) + (-8) iv) (-10) (+7)
- 4. Explain different addressing modes with examples.
- 5. Explain **basic instruction types.** Show how an operation C=A+B can be implemented in a computer by using 1) three address instruction 2)two address instruction 3) one address instruction Explain
- 6. Explain **basic input and output opearations**?differenciate between programmed controlled I/O and memory mapped I/o
- 7. What is a stack frame and frame pointer? Explain commonly used layout information in a stack subroutine frame.
- 8. Explain shift and rotate instructions with examples for a 16 bit number
- 9. Briefly explain about encoding machine instructions with examples
- 10. Define subroutine. explain subroutine linkage using link registers with sample program as an example

## Module 2

- 11. Define and explain the following
  - a. Interrupt and Interrupt service routine
  - b. Vectored interrupts
  - c. Interrupt nesting
  - d. Interrupt enabling and disabling

- 12. Explain with a neat diagram the working of daisy chain with multiple priority levels and multiple devices in each level
- 13. Discuss the different schemes available to disable and enable interrupts
- 14. Explain bus arbitration, explain in detail any one approach of bus arbitration
- 15. Define memory mapped I/O and I/O mapped I/O with examples explain how interrupt request from several IO devices can be communicated to a processor through a single INTR line
- 16. What are the different methods of DMA and DMA controllers? explain them in brief
- 17. With a block diagram explain how keyboard is connected to processor.
- 18. With a block diagram explain the printer interfaced to processor.
- 19. Explain the serial port and serial interface.
- 20. Explain PCI bus
- 21. List SCSI bus signal with their functionalities and controllers.
- 22. Explain the tree structure, protocols, addressing scheme and architecture of USB.

## Module-3

- 1. Explain internal organization of 16 Megabit DRAM chip configured as 2M\*8 cells Also explain how it can be made to work fast in fast page mode.
- 2. Explain the working of 16-megabyteDRAM chip configured as 1M x 16 memory chip.
- 3. Discuss the internal organization of a 1K x 1 memory chip
- 4. Explain the read and write operations of a static RAM cell and CMOS cell
- 5. Differentiate between SRAM and DRAM giving 5 key differences.(With a cell diagram).
- 6. With a block diagram, explain the organization of 8M x 32 memory using 512 K x 8 memory chips
- 7. Explain synchronous DRAM with a neat diagram.
- 8. With figure analyse the memory hierarchy in terms of speed cost and size
- 9. What is cache? With block diagram explain Direct, Associative and set-associative mapping between cache and main memory.
- 10. Briefly explain any four non-volatile memory concepts(ROM, PROM, EPROM, EPROM, Flash)
- 11. Discuss in detail any one feature of memory design that leads to improved performance of computer. (memory Interleaving, Cache hit and miss)
- 12. Calculate the average access time experienced by a processor if cache hit rate is 0.88. miss-penalty is 0.015 milliseconds and cache access time is 10 microseconds.
- 13. Write short notes on Hard disk/ Magnetic Disk, CD/DVD, Magnetic Tapes.
- 14. What is virtual memory? Explain simple method of translating virtual address into physical address.
- 15. Define the following:
  - a. Memory Latency
  - b. Memory bandwidth
  - c. Hit rate
  - d. Miss-penalty
  - e. Memory access time
  - f. Memory cycle time

- g. Random access memory
- h. Static memories
- i. Seek time
- j. Latency
- k. Access time

# Module- 4

- 1. Design 4 bit carry look ahead logic and explain how it is faster them 4 bit ripple adder. Also explain addition/subtraction Logic unit.
- 2. Explain with figure the design and working of a 16-bit carry look ahead adder built from 4-bit adder. (FAST ADDERS)
- 3. Explain booths algorithm apply booths algorithm to multiply signed numbers +13 and -6.
- 4. Write the circuit diagram and algorithms for restoring and non-restoring division methods.
- 5. Perform division of 8 by 3 using non restoring division method.
- 6. Perform division of 16 by 4 using restoring division method
- 7. Explain and Multiply (+14) and (-6) using Bit-Pair Recording Method
- 8. List out the rules for addition, subtraction, multiplication and division of floating point numbers. Explain with circuit diagram
- 9. Explain IEEE standard for Floating point numbers.

## OR

Explain normalization, excess - exponent and special values with respect to IEEE floating point representation.

## Module-5

- 1. Draw and explain the single bus organization of the data path inside a processor
- 2. Explain the control sequence for execution of
  - 1) Add (R3) R1
  - 2) Mul R1, (R2)
  - 3) Add #6, r1
  - 4) an unconditional branch instruction
- 3. Explain with block diagram the basic organization of a micro programmed control unit to support conditional branching in the micro program.
- 4. Write the control sequence for the instruction Add R1, R2, R3 with a neat diagram using Three bus organization (Multiple Bus Organization).
- 5. Explain with a neat diagram micro-programmed control method for design of control unit using micro-instructions.
- 6. With a neat diagram explain hardwired control unit show the generation Zin and End control signals
- 7. With a neat diagram explain complete processor.
- 8. Briefly explain the Diagram of camera and Microwave Oven. Define Embedded System.
- 9. Explain the organization of a simple microcontroller and discuss some features that may be used in practice.
- 10. Explain the structure of general purpose multiprocessor in detail.